Please use this identifier to cite or link to this item: http://hdl.handle.net/11455/11453
標題: 蝕刻參數對矽淺溝槽圖形影響與研究
The Influence of Etch Parameters on Silicon Shallow Trench profile
作者: 唐維翎
Tang, Wei-Ling
關鍵字: 半導體
Semiconductor
蝕刻
Etch
Trench
出版社: 材料科學與工程學系所
引用: 參考文獻 [1] Jae-Man Yoon, Kangyoon Lee, Seung-Bae Park, Seong-Goo Kim, “A Novel Low Leakage Current VPT(Vertical Pillar Transistor) Integration for 4F2 DRAM Cell Array with sub 40 nm Technology”, IEEE , 1548-3770,p259 - 260,2006. [2] Hyejin Shin, Kiho Yang, Jinyoung Choi, Jinsoo Kim, “The Analysis of Optical Lithography at 2-Dimensional Dense Structure ”, Proc. of SPIE Vol. 6924, 69244V, 2008. [3] Dr. Kinam Kim , SAIT1, Samsung Electronics Co. , Yongin-City, Gyunggi-Do, Rep. of Korea , “From The Future Si Technology Perspective: Challenges and Opportunities” , IEEE , 0163-1918 , p1.1.1 - 1.1.9 , 2010. [4] YunseokChun , ” DRAM Technology” , SK hynixSemiconductor Inc. , 2012 [5] Y. Park et al., IEDM Tech. Dig., pp. 391-394, 2001. [6] D.H. Kim et al., IEDM Tech. Dig., pp. 69-72, 2004. [7] K. Kim et al., IEDM Tech. Dig., pp. 27-30, 2007. [8] T. Schloesser, F. Jakubowski, J. v. Kluge, A. Graham, S. Slesazeck, M. Popp , “A 6F2 Buried Wordline DRAM Cell for 40nm and Beyond” , Qimonda , Germany . [9] Hyunwoo Chung, Huijung Kim, Hyungi Kim, Kanguk Kim , “Novel 4F2 DRAM Cell with Vertical Pillar Transistor(VPT)” , IEEE , 1930-8876 , p 211 - 214 , 2011. [10] Ki-Whan Song, Jin-Young Kim, Jae-Man Yoon, Sua Kim, “A 31 ns Random Cycle VCAT-Based 4F2 DRAM With Manufacturability and Enhanced Cell Efficiency” , IEEE , 0018-9200 , p880 – 888 , 2010. [11] Kinam Kim, “From The Future Si Technology Perspective: Challenges and Opportunities,” Electron Devices Meeting (IEDM) , IEEE International , 0163-1918 , p1.1.1 - 1.1.9 , 2010. [12] 莊達人 , “ VLSI 製造技術” , 高立圖書有限公司 , 2005. [13] 摘錄自成功大學物理學系董家齊教授、陳寬任教授的奇妙的物質第四態-電漿 , http://cets.ncku.edu.tw/files/14-1273-52683,r717-1.php [14] 捷胤工業有限公司 http://www.newjein.com.tw/upload/20122284502718282.pdf [15] 摘錄自義守大學, Chapter 7電漿的基礎原理 , http://www.isu.edu.tw/upload/81201/43/news/postfile_22984.pdf [16] Hong Xiao, “半導體製程技術導論” , 羅正中、張鼎張 譯 , 歐亞 2003 [17] Dennis M. Manos , Daniel L. Flamm , “Plasma Etching: An Introduction” , Academic , New York (1989). [18] J.K Bhardwaj , H. Ashraf. , “Advanced Silicon Etching Using High Density Plasma” , Proc. SPIE Micromachining and Microfabrication Process Technology , Vol. 2639 , pp.224-233 , (1995) [19] J. Bhardwaj , H. Ashraf , A. McQuarrie , “Dry Silicon Etching for MEMS” , Present at The Symposium on Microstructures and Microfabricatied System at the Annual Meeting of the Electrochemical Society , Montreal , Quebec , Canada. May 4-9,1997 [20] Banqiu Wu , Ajay Kumar , Sharma Pamarthy , “High aspect ratio etch:Areview” , J. Appl. Phys.,051101 , p108 , 2010 [21] Junji Ohara et. Al. , “A new deep reactive ion etching process by dual sidewall protection layer” , IEEE , 1084-6999 , p 277 – 282 , 2000. [22] Christoph Hohle ,Nicole Heckmann , Michael Sebald , “Surface roughness investigation of 157- and 193-nm polymer platforms using different etch conditions” , J. Microlith. , Microfab. , Microsyst. vol. 4, issue 4, p043009 , 2005. [23] 台灣艾斯摩爾公司(ASML Inc.), XT:1950Hi浸潤式曝光機操作手冊 [24] INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS , ” LITHOGRAPHY” , 2007 EDITION [25] 陳力俊 , “材料電子顯微鏡學” , 新竹市:國科會精儀中心發行 , 1994. [26] S. Van Nguyen, D. Dobuzinski, S.R. Stiffler, G. Chrisman , “Substrate Trenching Mechanism during Plasma and Magnetically Enhanced Polysilicon Etching” , J. Electrochem. Soc. , 138 , 1112 , 1991 [27] J.C. Arnold, H.H. Sawin , “Charging of pattern features during plasma etching” , J. Appl. Phys. 70, 5314 , 1991. [28] G.S. Hwang,K.P. Giapis , “Aspect ratio independent etching of dielectrics” , Appl. Phys. Lett. 71 , 458 , 1997. [29] 黃俊凱、楊忠諺 , “微機電蝕刻製程氣體的選擇” , 國家奈米元件實驗室 , 奈米通訊 , 第九卷第三期 , p33-37 , 2002 [30] Plasma Technology for Advanced Devices: http://www.clarycon.com/
摘要: 因處理大量資料的需求,低耗電高處理速度的記憶體容量必須隨之增加,因此,為達到此一目的,動態隨機存取記憶體(Dynamic Random Access Memory , DRAM)元件的尺寸需不斷被微縮與提高效能。對於未來最新一代,且具有高密度的4F2 陣列DRAM而言,垂直結構的單元電晶體(cell transistor)是必須的。垂直式柱狀電晶體(Vertical pillar transistor ,VPT)因為具有非常好的閘極(gate)控制力而被認為是4F2陣列單元電晶體的最佳選擇。 垂直式柱狀電晶體,即位元線(Bit Line)與字元線(Word Line)埋入矽晶圓中,以達到製程尺寸微縮與封裝體積縮小為目的。為了將位元線與字元線埋入矽晶圓中(burry word and burry bit line),目前的研究是先蝕刻出位元線的溝槽,後製程再將字元線的溝槽蝕刻出來,利用兩次不同的蝕刻製程來求得作為電晶體通道的矽柱狀體。所以利用電漿乾蝕刻矽溝槽將是本研究所要探討的主要重點。實驗以40nm的製程尺寸,改變不同的蝕刻參數,並觀察不同蝕刻參數對矽溝槽的圖形變化,以求得一垂直圖形(Vertical Profile)的矽溝槽為目的。 研究方法分為三個部分: (1)以HBr為主蝕刻氣體,因為HBr對絕對尺寸(Critical dimension , CD)有很好的控制能力,研究中添加了Ar來幫助蝕刻,其結果不佳,得到了理想的CD與平坦的溝槽底部,但溝槽圖案猶如保齡球瓶(Bowing)。 (2)以SF6、CF4、CHF3、O2、N2...等的混和氣體,因SF6釋放出大量陰電性強的F離子,側向蝕刻嚴重,矽溝槽開口的CD不易控制。 (3)矽溝槽蝕刻步驟分成兩步: 1st trench Cl2/CF4/CHF3等混和氣體與2nd trench NF3/Cl2/CF4/CHF3等混和氣體,可以得到一最佳化的矽溝槽。
Due to the demand of large data processing, the low power consumption, high process speed and high capacitor of memory are increasing drastically. For this purpose, it is necessary to shrink the chip size of dynamic random access memory (DRAM) and improve the related functions. However, by physical limits, it is more difficult to scale down the transistors. For the new generation of high density 4F2 transistor, “Vertical Pillar Transistor (VPT)” with well control ability on “Gate”, VPT is one of the best choices for 4F2 array transistor. For scaling down and low package bulk, VPT is a device that burying “Bit Line” and “Word Line” into silicon. For burying word/bit line process, etching bit line trench and then word line trench was carried out to get transistor channel (silicon pillar) in this study. Base on 40 nm process, a vertical profile of silicon trench may be achieved by adjusting etching parameters. There are three different process were tried. (1) Due to its good critical dimension (CD) control ability, hydrogen bromide (HBr) was used as the primary etching gas. In this experiment, argon (Ar) is added in for ion bombard improvement. Although good CD control and flat bottom of silicon were derived, a bowing profile was observed. (2) SF6/CF4/CHF3 mixed gas was used for the primary etching and O2/N2 for CD/trench profile control, i.e. controlling the amount of polymer produced during etching process. As a result, a large amount of F- (high electro-negativity) dissociated from SF6, a serious side wall etching profile of silicon trench was observed, i.e. a worse CD control. (3) Cl2/CF4/CHF3 mixture was used as the major etching gas in the first etch step and NF3/Cl2/CF4/CHF3 mixture as the major etching gas in the second etch step. Then a vertical silicon trench profile is derived, leading to a possible process in manufacturing high density 4F2 array transistor.
URI: http://hdl.handle.net/11455/11453
其他識別: U0005-2308201302382900
文章連結: http://www.airitilibrary.com/Publication/alDetailedMesh1?DocID=U0005-2308201302382900
Appears in Collections:材料科學與工程學系

文件中的檔案:

取得全文請前往華藝線上圖書館



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.