Please use this identifier to cite or link to this item: http://hdl.handle.net/11455/38643
標題: (VLSI Design:An International Journal of Custom-Chip Design,Simulation and Testing,00(0):001-018)Defect Level Estimation for Pseudorandom Testing Using Stochastic Analysis
作者: W. B. Jone
D. C. Huang
S. C. Chang
S. R. Das
關鍵字: Defect level analysis
Random testing
Pseudorandom testing
Markov model
Di fferential equations
出版社: Malaysia: the Gordon and Breach Science Publishers
URI: http://hdl.handle.net/11455/38643
Appears in Collections:資訊科學與工程學系所

文件中的檔案:

取得全文請前往華藝線上圖書館



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.