Please use this identifier to cite or link to this item:
標題: A novel high-speed and energy efficient 10-transistor full adder design
作者: Lin, J.F.
Hwang, Y.T.
Sheu, M.H.
Ho, C.C.
關鍵字: energy efficient
full adder design
low-voltage operation
transistor logic
期刊/報告no:: Ieee Transactions on Circuits and Systems I-Regular Papers, Volume 54, Issue 5, Page(s) 1050-1059.
摘要: In this paper, we propose a novel full adder design using as few as ten transistors per bit. Compared with other lowgate-count full adder designs using pass transistor logic, the proposed design features lower operating voltage, higher computing speed and lower energy (power delay product) operation. The design adopts inverter buffered XOR/XNOR designs to alleviate the threshold voltage loss problem commonly encountered in pass transistor logic design. This problem usually prevents the full adder design from operating in low supply voltage or cascading directly without extra buffering. The proposed design successfully embeds the buffering circuit in the full adder design and the transistor count is minimized. The improved buffering helps the design operate under lower supply voltage compared with existing works. It also enhances the speed performance of the cascaded operation significantly while maintaining the performance edge in energy consumption. For performance comparison, both dc and performances of the proposed design against various full adder designs are evaluated via extensive HSPICE simulations. The simulation results, based on TSMC 2P4M 0.35-mu m process models, indicate that the proposed design has the lowest working V-dd And highest working frequency among all designs using ten transistors. It also features the lowest energy consumption per addition among these designs. In addition, the performance edge of the proposed design in both speed and energy consumption becomes even more significant as the word length of the adder increases.
ISSN: 1549-8328
Appears in Collections:電機工程學系所



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.