Please use this identifier to cite or link to this item: http://hdl.handle.net/11455/70724
標題: Single-ended frequency divider with moduli of 256-271
作者: Tseng, S.C.
Meng, C.C.
Li, S.Y.
Su, J.Y.
Huang, G.W.
關鍵字: prescaler
CMOS
single-ended
current mode logic
divide-by-4/5
期刊/報告no:: Microwave and Optical Technology Letters, Volume 48, Issue 10, Page(s) 2096-2100.
摘要: This paper demonstrates a low-cost 2.4 GHz single-ended frequency divider with the divide-by-value from 256 to 271 in the standard 0.35-mu m 2P4M CMOS technology. This frequency divider is composed of a synchronous current mode logic divide-by-4/5 prescaler, an asynchronous true single-phase-clock toggle flip-flops divide-by-64 divider, and a digital control circuitry. This proposed divider is single-ended and compatible to the single-ended low-phase-noise Colpitts VCO. The operating frequency range of the divider is from 400 to 2.9 GHz. Most of the input sensitivity levels are about -10 dBm and the lowest level is -25 dBm at 2.4 GHz. Its core power consumption is about 28 mW. The chip size is 1.2 X 0.7 mm(2). (C) 2006 Wiley Periodicals, Inc.
URI: http://hdl.handle.net/11455/70724
ISSN: 0895-2477
文章連結: http://dx.doi.org/10.1002/mop.21876
Appears in Collections:期刊論文

文件中的檔案:

取得全文請前往華藝線上圖書館



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.