Please use this identifier to cite or link to this item:
The RF Front End for WLAN Receiver
IEEE 802.11 b/g
|引用:||Reference  Behzad Razavi, “ RF MICROELECTRONICS” 1998 Prentice Hall PTR Upper Saddle River NJ 07458  Thomas H. Lee “The DESIGN OF CMOS RADIO-FREQUENCY INTEGRATED CIRCUITS” Cambridge University Press 1998  Reinhold Ludwig, and Pavel Bretchko, “RF Circuit Design Theory and Applications” 2000 Pearson Education International Upper Saddle River NJ 07458  David M. Pozar, “Microwave Engineering Third Edition” 2005 John Wiley & Sons, Inc.  “Thermal Agitation of Electricity in Conductors,” Phys. Rev., v.32 July 1928, pp. 97-109  “Thermal Agitation of Electric Charge in Conductors,” Phys. Rev., v32 July 1928, pp. 110-13  Annalen der Physik, “Uber spontane Stromschwankungen in verschiedenen Electrizitatsleitern” [“On Spontaneous Current Fluctuations in Various Electrical Conductors”], v.57, 1918, pp.541-67  H. T. Friis, “Noise Figure of Radio Receiver,” Proc. IRE, vol.32, pp.419-422, July 1944.  D. K. Shaeffer, and T. H. Lee, “A 1.5-V, 1.5-GHz CMOS Low Noise Amplifer”, IEEE J. Soild-State Circuits, Vol. 32, No. 5, May 1997  M. L. Edwards, and J. H. Sinksy, “A New Criteria for Linear 2-Port Stability Using a Single Geometrically Derived Parameter,” IEEE Trans. Microwave Theory and Techniques, vol. MTT-40, pp.2803-2811, December 1992  Behzad Razavi, “Design of Analog CMOS Integrated Circuits” McGraw-Hill, Inc. International Edition 2001  Francesco Gatta, Enrico Sacchi, Francesco Svelto, Paolo Vilmercati, and Rinaldo Castello, “A 2-dB Noise Figure 900-MHz Differential CMOS LNA,” IEEE Journal of solid-state circuits, vol36, NO.10, October 2001  A. N. Karanicolas, “A 2.7-V 900-Mhz CMOS LNA and Mixer,” IEEE Journal of solid-state circuits, vol.31, December 1996  B. Gilbert, “A precise four quadrant multiplier with sub-nanosecond response,” IEEE Journal of solid-state circuits, vol. SC-3, pp. 365–373, December 1968  Marc Goldfarb, Ed Balboni, and John Cavey, “Even Harmonic Double -Balanced Active Mixer for Use in Direct Conversion Receivers,” IEEE Journal of solid-state circuits, vol.38, NO.10, October 2003 [16 ] B. Floyd, J. Metha, C. Gamero, and K. O, “A 900-MHz 0.8-_m CMOS low noise amplifier with 1.2-dB noise figure,” in Proc. Custom Integrated Circuits Conf., May 1999, pp. 661–664  G. Gramegna, A. Magazzù, C. Sclafani, and M. Paparo, “Ultra-wide dynamic range 1.75-dB noise figure 900-MHz CMOS LNA,” in Proc. Int. Solid–State Circuits Conf., Feb. 2000, pp. 380–381  Q. Huang, P. Orsatti, and F. Piazza, “GSM transceiver front-end circuits in 0.25-_m CMOS,” IEEE Journal of solid-state circuits, vol. 34, pp. 292–303,Mar. 1999  K. Itoh et al., “A 2 GHz band even harmonic type direct conversion receiver for W-CDMA mobile terminal utilization,” in IEEE Int. Microwave Symp. MTT-S Dig., June 2000, pp. 1957–1960  M. Shimozawa et al., “A passive-type even harmonic quadrature mixer using simple filter configuration for direct conversion receiver,” in IEEE Int. Microwave Symp. MTT-S Dig., June 2000, pp. 517–520  K. Itoh et al., “Even harmonic type direct conversion receiver ICs for mobile handsets: Design challenges and solutions,” in IEEE Radio Frequency Integrated Circuits (RFIC) Symp. Dig. Papers, June 1999, pp.53–56  T. Yamaji et al., “An I/Q active balanced harmonic mixer with IM2 cancellers and a 45 degree phase shifter,” IEEE Journal of solid-state circuits, vol.33, pp. 2240–2246, Dec. 1998  CIC 訓練課程, “Design of RF CMOS IC,” 上課講義  中興大學 “射頻積體電路” 上課講義|
|摘要:||所以本篇論文主要研究於IEEE 802.11 b/g的無線網路接收機部分，內容主要包含高頻積體電路理論、低雜訊放大器、混波器，使用 TSMC 0.18um 1P6M CMOS製程。低雜訊放大器部份透過電路技巧使用了current reuse的架構，可以在相同的功率消耗之下，能有比較好的效能，另外還設計了可以調整增益的機制在裡面，透過電壓或電流偏壓的控制，可以改變電路本身的特性。混波器採用了次諧波混波器(Subharmonic Mixer)，這種架構應用於直接降頻架構可以減少DC Offset的現象，而且也設計了一個控制輸出電壓的機制，它不僅可以維持輸出電壓的準位，而且還可以透過它控制混波器的增益以及線性度。|
This thesis major study in IEEE 802.11 b/g for WLNA Receiver . The contents include RF Fundamental, Low Noise Amplifier(LNA),and Mixer. We use the TSMC 0.18um 1P6M CMOS process to implement our circuit. The low noise amplifier uses the technology called current reuse. Since PMOS devices in scaled technology, the idea is to realize the input stage shunting an inductively degeneration NMOS stage with a PMOS one. In this way, due to the inherent current reuse, the performances can be improved using the same power consumption. Besides the current reuse, we utilize control gain to change current or voltage. Thus, it can change the circuit's performance. A active double-balance even harmonic mixer is introduced. This architecture can avoid the problem of DC Offset in direct conversion. It not only haves the control gain to keep the voltage of output circuit, but also can vary gain and linearity of the mixer.
|Appears in Collections:||電機工程學系所|
Show full item record
TAIR Related Article
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.