Please use this identifier to cite or link to this item:
|標題:||A Reference Voltage Interpolation-Based Calibration Method for Flash ADCs|
|摘要:||A 6-bit flash analog-to-digital converter (ADC) using reference-voltage-interpolated calibration to improve linearity and reduce power dissipation is presented. In the ADC, the digital calibration logic employs the successive approximation algorithm and the minimized residue algorithm to determine precise calibration levels. Implemented by a 90-nm CMOS process, the proposed ADC can achieve a signal-to-noise-and-distortion ratio of 36 dB for a low input frequency and 33.5 dB for a Nyquist-rate input frequency at a 2-GS/s sampling rate. The peaks of integral and differential nonlinearities after calibration are 0.36 and 0.42 least significant bit, respectively. The power consumption is 25 mW at 2 GS/s from a 1.2 V supply. The core area is 0.32 mm × 0.62 mm, and the figure of merit is 0.34 pJ/conversion step.|
|Appears in Collections:||電機工程學系所|
Show full item record
TAIR Related Article
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.