Please use this identifier to cite or link to this item:
A Register-PUF Design without Power-Up Requirement
physical unclonable function
|引用:|| P. Kocher, J. Jaffe, and B. Jun, “Differential power analysis,” in Proc. Advances in Cryptology, 1999, pp. 388–397.  B. Niewenhuis, R. D. Blanton, M. Bhargava, and K. Mai, “SCAN-PUF: A low overhead physically unclonable function from scan chain power-up states,” in Proc. IEEE Int. Test Conf., Sep. 2013, pp. 1–8.  B. Gassend, D. Clarke, M. van Dijk, and S. Devadas, “Silicon physical random functions,” in Proc. 9th ACM Conf. Comput. Commun. Secur., 2002, pp. 148–160.  G. E. Suh and S. Devadas, “Physical unclonable functions for device authentication and secret key generation,” in Proc. IEEE Int. Design Automation Conf., Jun. 2007, pp. 9–14.  A. Maiti, J. Casarona, L. Mchale, and P. Schaumont, “A large scale characterization of RO-PUF,” in Proc. IEEE Int. Workshop Hardw.-Oriented Secur. Trust, Jun. 2010, pp. 94–99.  Y. Cui, C. Wang, W. Liu, Y. Yu, M. O''Neill, and F. Lombardi, “Low-cost configurable ring oscillator PUF with improved uniqueness, ” in Proc. IEEE Int. Symp. Circuits and Syst. (ISCAS), 2016, pp. 558–561.  CW. Lin and S. Ghosh, “A Family of Schmitt-Trigger-Based Arbiter-PUFs and Selective Challenge-Pruning for Robustness and Quality,” in Proc. IEEE Int. Symp. Hardware-Oriented Security Trust (HOST), 2015, pp. 32–37.  S. S. Zalivaka, A. V Puchkov, V. P. Klybik, A. A. Ivaniuk, and C. Chang, “Multi-valued Arbiters for quality enhancement of PUF responses on FPGA implementation,” in Proc. IEEE Int. Asia and South Pacific Design Automation Conf. (ASP-DAC), 2016, pp.533-538.  J. Guajardo, S. Kumar, G.-J. Schrijen, and P. Tuyls, “FPGA intrinsic pufs and their use for ip protection,” in Proc. Cryptographic Hardware and Embedded Systems, (CHES), 2007, pp. 63-80.  D. E. Holcomb, W. P. Burleson, and K. Fu, “Initial SRAM state as a fingerprint and source of true random numbers for RFID tags,” in Proc. of the Conf. on RFID Security, July 2007.  C. Bohm, M. Hofer, and W. Pribyl, “A microcontroller SRAMPUF,” in Proc. IEEE Int. Network and System Security (NSS), 2011, pp.269-273.  K. Xiao et al., “Bit selection algorithm suitable for high-volume production of SRAM-PUF,” in Proc. IEEE Int. Symp. Hardware-Oriented Security Trust (HOST), 2014, pp. 101-106.  Y. Zheng, A. R. Krishna, and S. Bhunia, “ScanPUF: Robust ultralow-overhead PUF using scan chain,” in Proc. 18th Asia South Pacific Design Autom. Conf., Jan. 2013, pp. 626-631.  D. Kim, MA. Ansari, J. Jung, and S. Park, “Scan-PUF: PUF Elements Selection Methods for Viable IC Identification,” in Proc. IEEE Int. Test Symposium (ATS), 2015, pp. 121-126.  L.-T. Wang, C.-W. Wu, and X. Wen, (Editors), VLSI Test Principles and Architectures: Design for Testability, San Francisco: Elsevier, 2006.  S. Pandey, S. Deyati, and A. Singh, “Noise-Resilient SRAM Physically Unclonable Function Design for Security,” in Proc. IEEE Int. Test Symposium (ATS), 2016, pp. 55-60.  F. Tehranipoor, N. Karimian, and W. Yan, “DRAM-Based Intrinsic Physically Unclonable Functions for System-Level Security and Authentication,” in Proc. IEEE Int. Trans. on Very Large Scale Integration (VLSI) Systems, Vol. 25 no. 3, pp. 1085-1097, 2017.  SS. Kumar, J. Guajardo, and R. Maes, “The butterfly PUF protecting IP on every FPGA,” in Proc. IEEE Int. Hardware-Oriented Security and Trust (HOST), 2008, pp. 67-70  Hassoun, Soha, and Tsutomu Sasao, eds. Logic Synthesis and Verification, Springer , 2012.  Ginosar and Ran, “Metastability and synchronizers: a tutorial,” in Proc. IEEE Int. Design & Test of Computers, 2011, pp. 23-35.  A. Vijayakumar and S. Kundu, “A novel modeling attack resistant PUF design based on non-linear voltage transfer characteristics,” in Proc. IEEE Int. Design, Automation & Test in Europe Conf. & Exhibition (DATE), 2015, pp. 653-658.  A. Roelke and M. R. Stan, “Attacking an SRAM-based PUF through Wearout,” in Proc. IEEE Int. Computer Society Annual Symposium on. VLSI (ISVLSI), 2016, pp. 206-211.  C. Helfmeier, C. Boit, D. Nedospasov, and J.-P. Seifert, “Cloning physically unclonable functions,” in Proc. IEEE Int. Symp. Hardware-Oriented Security and Trust (HOST), 2013, pp. 1–6.  X. Xu and DE. Holcomb, “Reliable puf design using failure patterns from time-controlled power gating,” in Proc. IEEE Int. Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), 2016, pp. 135-140.  M. Gao, K. Lai, and G. Qu, “A highly flexible ring oscillator PUF,” in Proc. 51th ACM/IEEE Design Autom. Conf., Jun. 2014, pp. 1–6.  G. Rose, N. McDonald, L.-K. Yan, and B. Wysocki, “A write-time based memristive PUF for hardware security applications,” in Proc. IEEE Int. Design Automation Conf., Jun. 2013, pp. 830–833.  Z. Chen, Y. Cai, Q. Zhou and, G. Qu, “An efficient framework for configurable RO PUF,” in Proc. IEEE Int. Symp. Circuits and Syst. (ISCAS), 2016, pp. 742-745.  X. Wang and M. Tehranipoor, “Novel physical unclonable function with process and environmental variations.” in Proc. IEEE Int. Design, Automation & Test in Europe Conf. & Exhibition (DATE), 2010, pp. 1065-1070.  M. Yoshinaga, H. Awano, and M. Hiromoto, “Physically unclonable function using RTN-induced delay fluctuation in ring oscillators, ” in Proc. IEEE Int. Symp. Circuits and Syst. (ISCAS), 2016, pp. 2619-2622.  Y. Zheng, F. Zhang, and S. Bhunia, “DScanPUF: A delay-based physical unclonable function built into scan chain,”in Proc. IEEE Transactions on Very Large Scale Integration (VLSI) Systems vol. 24, no. 3, pp. 1059-1070, 2016.|
|摘要:||物理不可複製函數(Physical Unclonable Function, 簡稱PUF)在硬體安全(Hardware Security)議題中，已經成為了一個非常有吸引力的解決方法。例如裝置的認證(Identification)與驗證(Authentication)以及加密學的密鑰生成(Cryptographic Key Generation)，皆可以使用物理不可複製函數的技術達成。
大多數的物理不可複製函數依賴電路結構中的特性來產生隨機的特徵。大至可分為兩類：基於延遲(Delay Based)的物理不可複製函數以及基於儲存元件(Storage Based)的物理不可複製函數。基於延遲的物理不可複製函數會有較多的額外面積需求(Area Overhead)，而大多基於儲存元件的物理不可複製函數則需要利用開機來初始化儲存元件，進而當作物理不可複製函數所需的特徵。
Physical Unclonable Function (PUF) is an attractive solution to the hardware security issues. PUFs can be used for the identification and authentication of devices and the cryptographic key generation. Most PUFs rely on the variations of circuit element to generate random signature. The most popular PUFs include delay based PUFs and storage based PUFs. Delay based PUFs require more area overhead than storage based PUFs. The features of storage PUFs are normally generated by the initial values generated in the power up process. In this thesis, we use D flip-flop as base of PUF element. The proposed design is storage based PUF, but this PUF does not have to power up for initializing. In stead, the PUF signature can be generated repeatedly through a control signal. Experimental results show that the proposed design achieves good reliability, randomness, and uniqueness.
|Appears in Collections:||資訊科學與工程學系所|
Show full item record
TAIR Related Article
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.