Please use this identifier to cite or link to this item:
標題: A 5-GHz Direct Digital Frequency Synthesizer Using an Analog-Sine-Mapping Technique in 0.35-mu m SiGe BiCMOS
作者: Yang, Ching-Yuan
Chang, Hsuan-Yu
關鍵字: BiCMOS integrated circuits;digital-to-analog converter;direct digital frequency synthesizer;translinear;triangle-to-sine converter
Project: IEEE JOURNAL OF SOLID-STATE CIRCUITS, Volume 46, Issue 9, Page(s) 2064-2072.
A direct digital frequency synthesizer (DDFS) using an analog-sine-mapping technique is presented in a 0.35-mu m SiGe BiCMOS process. We intend to apply the translinear principle to develop a triangle-to-sine converter (TSC) that can achieve outputs with low harmonic content. The TSC is introduced for the DDFS to translate phase data to sine wave. Using this analog-interpolating technique, the DDFS, with 9 bits of phase resolution and 8 bits of amplitude resolution, can achieve operation at 5-GHz clock frequency and can further reduce power consumption and die area. The spurious-free dynamic range (SFDR) of the DDFS is better than 48 dBc at low synthesized frequencies, decreasing to 45.7 dBc worst case at the Nyquist synthesized frequency for output frequency band (0-2.5 GHz). The DDFS consumes 460 mW at a 3.3-V supply and achieves a high power efficiency figure of merit (FOM) of 10.87 GHz/W. The chip occupies 1.5 x 1.4 mm(2).
ISSN: 0018-9200
DOI: 10.1109/JSSC.2011.2145290
Appears in Collections:電機工程學系所

Show full item record

Google ScholarTM




Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.