Please use this identifier to cite or link to this item:
標題: 基於分割轉移矩陣之低功率雙路徑低密度同位元查核碼解碼器設計
Design of Low Power Dual-Path PS-LDPC Decoder
作者: 王泓人
Wang, Hong-Ren
關鍵字: error control code;錯誤更正碼;LDPC code;低密度同位檢查碼
出版社: 通訊工程研究所
引用: [1] Simon Haykin, “Communication Systems 4th Edition,” John Wiley & Sons, Inc. [2] R. G. Gallager, “Low density parity check codes,” IRE Trans. Inf. Theory, vol. IT-8, no. 1, pp. 21-28, Jan. 1962. [3] C. E. Shannon, “A mathematical theory of communication,” Bell System Technical Journal, vol. 27, pp. 379-426, 623-656, Jul. Oct. 1948. [4] T. J. Richardson and R. L. Urbanke, “Efficient encoding of low-density parity-check codes,” IEEE Transactions on Information Theory, vol. 47, no. 2, pp. 638-656, Feb. 2001. [5] X. Y. Hu, E. Eleftheriou, D. M. Arnold, and A. Dholakia, “Efficient implementations of the sum-product algorithm for decoding LDPC codes,” IEEE Global Telecommunications Conf., vol. 2, pp. 1036-1036E, Nov. 2001. [6] A. Blanksby and C. Howland, “A 690-mw 1-Gb/s 1024-b,rate-1/2 low-density parity-check code decoder,” IEEE J. Solid-State Circuits, vol. 37, no. 3, pp. 404-412, Mar. 2002. [7] E. Yeo, B. Nikolic and V. Anantharam, “Architectures and implementations of low-density parity check decoding algorithms,” in Proc. Midwest Symposium on Circuits and Systems, vol. 3, pp. 437-440, Aug. 2002. [8] M. M. Mansour and N. R. Shanbhag, “A 640-Mb/s 2048-bit programmable LDPC decoder chip,” IEEE J. Solid-State Circuits, vol. 41, pp. 684-698, Mar. 2006. [9] S. Lin and D. J. Costello, Error Control Coding: Fundamentals and Applications. Englewood Cliffs, NJ: Prentice Hall, 1983. [10] J. L. Membe and J. M. F. Moura, “Partition-and-shift LDPC codes,” IEEE Transactions on Magnetics, vol. 41, no. 10, Oct. 2005. [11] A. Darabiha, A. C. Carusone, and F. R. Kschischang, “Multi-Gbit/sec low density parity check decoders with reduced interconnect complexity,” in Proc. IEEE ISCAS, vol. 5, pp. 5194-5197, May 2005. [12] S. H. Kang and I. C. Park, “Loosely coupled memory-based decoding architecture for low density parity check codes,” IEEE Trans. Circuits Syst. I, vol. 53, no. 5, pp. 1045-1056, May. 2006. [13] A. Darabiha, A. C. Carusone, and F. R. Kschischang, “Power Reduction Techniques for LDPC Decoders,” IEEE J. Solid-State Circuits, vol. 43, no. 8, pp. 1835-1845, Aug. 2008. [14] X. Y. Shih, C. Z. Zhan, and A. Y. Wu, “A 7.39mm2 76mW (1944, 972) LDPC decoder chip for IEEE 802.11n applications,” IEEE Asian Solid-State Circuits Conf. (ASSCC), pp. 301-304, Nov. 2008. [15] J. Hagenauer, E. Offer, and L. Papke, “Iterative decoding of binary block and convolutional codes,” IEEE Transactions on Information Theory, vol. 42, no. 2, pp. 429-445, Mar. 1996. [16] E. Boutillon, J. Castura, and F. Kschischang., “Decoder-first code design,” in Proc. 2nd International Symposium on Turbo Codes & Related Topics, pp. 459-462, Sept. 2000. [17] J. Thorpe, “Design of LDPC graphs for hardware implementation,” IEEE International Symposium on Information Theory, pp. 483, 2002. [18] H. Zhong and T. Zhang, “Design of VLSI implementation-oriented LDPC codes,” IEEE 58th Vehicular Technology Conf., Vol. 1, pp. 670-673, Oct. 2003. [19] S.M. Kim, Parhi, and K.K., “Overlapped decoding for a class of quasi-cyclic LDPC codes,” in Proc. IEEE Workshop on Signal Processing Systems, pp. 113-117, 2004. [20] C. Howland, and A. Blanksby, “Parallel decoding architectures for low density parity check codes,” in Proc. IEEE ISCAS, vol. 4, pp. 742-745, May. 2001. [21] Z. Cui and Z. Wang, “Area-efficient parallel decoder architecture for high rate QC-LDPC codes,” in Proc. IEEE ISCAS, pp. 5107-5110, May. 2006. [22] M. Cocco, J. Dielissen, M. Heijligers, A. Hekstra and J. Huisken, “A scalable architecture for LDPC decoding,” in Proc. IEEE Conf. Design Automation and Test in Europe, vol. 3, pp. 88-93, Feb. 2004. [23] M.M. Mansour and N.R. Shanbhag, “High-throughput LDPC decoders,” IEEE Trans. on VLSI Systems, vol. 11, no. 6, pp. 976-996, Dec. 2003.
使用TSMC 0.18μm CMOS技術實作後,固定解碼次數8次,在最高工作頻率100MHz時所提出的架構可以達到解碼速率2.844Gbps。實作後完整的低密度同位元檢查碼解碼器晶片面積為10.80mm^2,核心面積為5.18mm^2,在電壓供應1.62伏特時平均功率消耗為571.5mW。

In this thesis, a design of low power high throughput dual-path PS-LDPC decoder is presented. The (512, 1024) check matrix is a regular matrix whose column weight and row weight are 3 and 6, respectively. There are four units including a variable node unit (VNU), a check node unit (CNU), and two message storage units. The message storage unit is composed of shift registers and multiplexers. The min-sum algorithm was applied in the CNU.
With the specially designed PS-LDPC code, the proposed partial parallel architecture using shift registers instead of demultiplexers and registers for message storage can reduce the hardware cost, routing congestion and critical path delay, which resulting lower power consumption. During decoding process of the traditional decoding method, CNU and VNU operations are active alternatively in every decoding iteration. To increase the throughput, these idled CNU and VNU circuit blocks can be utilized more efficiently by the dual-path data flow approach. Therefore, the throughout is increased to almost two times.
After implemented with TSMC 0.18μm CMOS process, the proposed decoder can achieve the decoding throughput of 2.844Gbps at the clock frequency of 100MHz. The chip size is 10.80mm^2, the core size is 5.18mm^2 and the average power consumption with the supply voltage of 1.62V is 571.5mW.
其他識別: U0005-1707200917155600
Appears in Collections:通訊工程研究所

Show full item record

Google ScholarTM


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.