Please use this identifier to cite or link to this item:
http://hdl.handle.net/11455/60236
標題: | ( IEEE Proceedings of the 14th International Conference on VLSI Design, p379-p384)An Efficient Parallel Transparent BIST Method for Multiple Embedded Memory Buffers | 作者: | D. C. Huang W. B. Jone S. R. Das |
關鍵字: | Memory Test;Serial Interfacing technique;Transparent Test;Interrupt | 出版社: | USA: IEEE Circuits and Systems Society | Project: | IEEE Proceedings of the 14th International Conference on VLSI Design, Page(s) 379-384. | URI: | http://hdl.handle.net/11455/60236 |
Appears in Collections: | 資訊科學與工程學系所 |
Files in This Item:
File | Description | Size | Format | Existing users please Login |
---|---|---|---|---|
download-1.html | 388 B | HTML | This file is only available in the university internal network |
TAIR Related Article
Google ScholarTM
Check
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.