Please use this identifier to cite or link to this item:
標題: 電感特性分析與低雜訊放大器設計在射頻積體電路上的應用
Characterization Inductor Performance and Design of LNA for RFIC Appliecation
作者: 張正仁
Chang, Zheng-Ren
關鍵字: inductor;電感;low noise amplifier;低雜訊放大器
出版社: 電機工程學系所
引用: [1] N. M. Nguyen and R. G. Meyer, “Si IC-compatible inductors and LC passive filters,” IEEE Journal of Solid-State Circuits, vol. 25, pp. 1028-1031, 1990. [2] Tzu-hung Chen et al., “Broadband monolithic passive baluns and monolithic double-balanced mixer,” IEEE Transactions on Microwave Theory and Techniques, vol. 39, pp. 1980-1986, Dec. 1991. [3] T. Liang, J. Gillis, D. Wang, and P. Cooper, “Design and modeling of compact on-chip transformer/balun using multi-level metal windings for RF integrated circuits,” IEEE Radio Frequency Integrated Circuits Symposium, pp. 117-120, 2001. [4] J. R. Long and M. A. Copland, “Modeling of monolithic inductors and transformers for silicon RFIC design,” IEEE MTT-S International Topical Symposium, pp. 129-134. 1995. [5] C. P. Yue, C. Ryu, J. Lau, T. H. Lee, and S. S. Wong, “A physical model for planar spiral inductors on silicon,” IEEE IEDM-96, pp. 155-158, 1996. [6] J. R. Long and M. A. Copland, “The modeling, characterization, and design of monolithic inductors for silicon RFIC,” IEEE Journal of Solid-State Circuits, vol. 32, pp. 357-369, Mar. 1997. [7] A. O. Adan, M. Fukumi, K. Higashi, T. Suyama'', M. Miyamoto'', M. Hayashi, ”Electromagnetic coupling effects in RFCMOS circuits”, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2002 , pp. 293 – 296. [8] Cheon Soo Kim, Piljae Park, Joung-Woo Park, Nam Hwang, Hyu Kyu Yu,” Deep trench guard technology to suppress coupling between inductors in silicon RF ICs ” ,IEEE MTT-S, Microwave Symposium Digest, Vol. 3, 20-25 May 2001. [9] L.S. Lee, C.Liao, C.L. Lee, T.H. Huang, D.D. Tang, T.S. Duh, and T.T. Yang, “Isolation of Si wafers by Mev proton bombardment for RF integrated circuits,” IEEE Trans. Electron Devices, vol. 48, pp.928-934, May 2001. [10] Jan Hvolgaard Mikkelsen, Ole Kiel Jensen, Torben Larsen, ”Crosstalk coupling effects of CMOS co-planar spiral inductors ”, IEEE Interated circuit, 2003. [11] Chuan-Jane Chao, Shyh-Chyi Wong, Chia-Jen Hsu,Ming-Jer Chen,Len-Yi Leu ”Characterization and modeling of on-chip inductor substrate coupling effect ” IEEE MTT-s 2002 [12] C. Partick Yue and S. Simon Wong, “A Physical Model for Planar Spiral Inductors on Silicon,” IEEE Trans. Electron Devices, vol. 47, pp3 560-568, Mar. 2000 [13] 施俊仰,” 對稱式平面螺旋型電感之研究”, 國立交通大學電信研究所碩士論文,2003 [14] H. M. Greenhouse, H,”Design of Planar Rectangular Microelectronic Inductors,” IEEE Trans. Volume 10, Issue 2, Jun 1974 pp 101 - 109 [15] F. W. Grover, Inductance Calculations. Princeton, NJ: Van Nostrand, 1946. [16] J. C. Maxwell, A Treatise on Electricity and Magnetism,P arts III and IV. New York:Dover, 1873. [17] 袁杰, “高頻電路分析與設計(二)” [18] B. Razavi, “RF Microelectronics” Prentice Hell PTR,1998. [19]陳子凡“應用餘無線區域網路之2.4GHz與5.2GHz CMOS 單晶射頻前端積體電路” 國立中興大學電機研究所碩士論文2005 [20]ANSI/IEEE Std 802.11, “Part11: Wireless LAN medium access control (MAC) and physical layer (PHY) specifications,” 1999. [21] R. Ahola, A. Aktas, J. Wilson,et al., ”A single chip CMOS transceiver for 802.11 a/b/g WLANs,” IEEE International Solid-State Circuits Conference, 2004. [22] T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, Cambridge University Press, 1988 [23] Paul R.Gray, Paul J.Hurst, Stephen H. Lewis, Robert G. Meyer, “Analysis and Design of Analog Integrated Circuits”, John Wiley & Sons, 2000.
This thesis includes two parts. The first is to analyze the behavior of the inductor. The analysis includes the low and high frequency performances. First of all, a single inductor is discussed. Secondly, an extended structure “stacked inductor” with large inductance is introduced. We not only analyze its behavior but also propose its equivalent circuit. Following, the coupling behavior of two inductors is discussed. Three different kinds of layout are designed to analyze. We discuss the coupling effect of these three test keys on the signal current direction, the separation distance between.
The second part uses foundry 0.18 um CMOS process to design a broadband low noise amplifier in 3~5 GHz application. The first amplifier is a normal wideband low noise amplifier. Based on the first one's structure, an active balun LNA is designed. This amplifier has single-end input and differential output. We can use double balance mixer as its sequent circuit without any interface.
其他識別: U0005-1108200610221800
Appears in Collections:電機工程學系所

Show full item record
TAIR Related Article

Google ScholarTM


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.