Please use this identifier to cite or link to this item: http://hdl.handle.net/11455/8251
標題: 雙模式之離散餘弦轉換智產核心與可重組化數位訊號處理器之設計與實現
Design and Implementation of Dual-mode DCT IP Core and Reconfigurable DSP Processor
作者: 許瀚仁
Hsu, Han-Jen
關鍵字: DCT;離散餘弦轉換轉換;VLSI Design;Reconfigurable Computing;積體電路設計;可重組化計算
出版社: 電機工程學系
摘要: 
由於系統單晶片的時代來臨,傳統的特殊應用積體電路已不敷使用,因此如何將各種不同的演算法實現在相同的硬體中,以節省電路的面積及設計的時間。可重組化計算是相當熱門的研究領域之一,經由適當的調整,使硬體不再只是單一功能,能依照不同的應用以改變硬體。
在這篇論文中針對離散餘弦轉換轉換,提出一個二維雙模式之管線式離散餘弦轉換轉換器架構。專門用來處理8 × 8的區塊大小,以行列分離的運算是相當適合實現超大型積體電路,此架構包含兩種離散餘弦轉換轉換器,分別處理奇數及偶數的資料,利用可重組化管線化設計及兩種模式的切換,可以達到低功率及高速的需求,內部的字元長度所達到的精準度可滿足CCITT對於離散餘弦轉換的誤差需求,平行的規則架構也可達到高速運算的處理。
本晶片使用Artisan 0.25μm設計單元庫及TSMC 0.25 1P5M製程。晶片電晶體總數為77822,大小為1.38×1.38 mm2 ,最大操作頻率可達到56MHz。在56MHz的操作頻率下消耗功率為14.17mW;在28MHz的操作頻率下消耗功率為7.89mW。
在可重組化部分,提出一個適用於數位訊號處理的動態混合顆粒可重組化處器,此引擎包含一64個可重組化單元的陣列、控制器、可重組化資料緩衝器及微程式碼 ROM,可實現在視訊處理及訊號處理中常用的演算法。如離散餘弦轉換轉換、濾波器、FIR濾波器移動估計等演算法。在整個可重組化系統中扮演共同處理器的角色,以增加系統的效能。

In this thesis, we propose a cost-effective 2-D Discrete Cosine Transform IP Core with reconfigurable datapath.
The chip can process 8 × 8 block of video sequence. Even-odd decomposition is suitable for VLSI implementation.
The architecture includes of two types of reconfigurable processor to process even and odd data.
We use two mode operations of reconfigurable datapaths to achieve high speed and low power consumption.
The precision of wordlength can meet the requirement of CCITT standard.
A prototype chip is implemented in Artisan 0.25μm cell library and fabricated by TSMC 0.25μm 1P5M technology.
This chip includes a texture transpose memory, two DCT processors, pre-adder and the total transistor count is 77822. The die size is 1.38×1.38 mm2.
The operation speed of post-layout simulation can reach 56 MHz.
Static timing analysis is also used to verify the chip.
The power consumption is 14.17mW@56 MHz and 7.89mW@28 MHz.
Because of the approach of the decade of System-on-Chip (SOC), the traditional ASIC is inefficient to use.
Though how to map different algorithms in the same hardware, to reduce the hardware cost and design time is more important.
Reconfigurable computing is the latest research topic.
In this thesis, we propose a Reconfigurable DSP processor to
implement the algorithms of video processing and digital signal processing.
Such as Discrete Cosine Transform (DCT), motion estimation, FIR filter, and Discrete Fourier Transform (DFT).
The reconfigurable processor plays the role of co-processor in whole system to increase the performance of system.
URI: http://hdl.handle.net/11455/8251
Appears in Collections:電機工程學系所

Show full item record
 

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.