Please use this identifier to cite or link to this item:
標題: 應用於H.264/AVC之幀內畫面編碼系統分析及電路架構設計與實現
Analysis and Architecture Design of H.264/AVC Intra Frame Coder
作者: 李昆憲
Li, Kun-Hsing
關鍵字: H.264 Intra Frame Coder;H.264幀內畫面編碼器;H.264 Intra Prediction Generator;H.264幀內預測產生器
出版社: 電機工程學系所
引用: [1]. Information Technology - Coding of Moving Pictures and Associated Audio for Digital Storage Media at up to about 1.5 Mbit/s-Part 2: Video, ISO/IEC 11172-2, 1993. [2]. Information Technology-Generic Coding of Moving Pictures and Associated Audio Information: Video, ISO/IEC 13818-2 and ITU-T Recommendation H.262, 1996. [3]. Information Technology-Coding of Audio-Visual Objects-Part 2: Visual, ISO/IEC 14496-2,1999. [4]. Video Codec for Audiovisual Services at px64Kbit/s, ITU-T Recommendation H.261, Mar. 1993. [5]. Video Coding for Low Bit Rate Communication, ITU-T Recommendation H.263, Feb. 1998. [6]. Joint Video Team, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification, ITU-T Recommendation H.264 and ISO/IEC 14496-10 AVC, May 2003. [7]. A. Joch, F.Kossentini, H. Schwarz, T. Wiegand, and G. J. Sullivan, “Performance comparison of video coding standards using Lagragian coder control,“ in Proceedings of IEEE International Conference on Image Processing (ICIP'02). 2002, pp. 501- 504 [8]. A.Puri, X.Chen, and A.Luthra, “Video coding using the H.264/MPEG-4 AVC compression standard,” IEEE Transactions on. Signal Processing: Image Commuication., pp. 793-849, 2004. [9]. R. Schafer, T. Wiegand, and H. Schwarz, “The emerging H.264/AVC standard,“ EBU Technical Review., January, 2006 [10]. Joint Video Team of ISO/IEC MEPG and ITU-T VCEG, H.264/AVC Reference Software JM12.2, [11]. Yu-Wen Huang, Bing-Yu Hsieh, Tung-Chien Chen, and Liang-Gee Chen, “Analysis, Fast Algorithm, and VLSI Architecture Design for H.264/AVC Intra Frame Coder,” IEEE Trans. Circuit and Systems for Video Technology, vol. 15, no. 3, March 2005. [12]. Kibum Suh, Seongmo Park ,and Hanjin Cho, “An Efficient Hardware Architecture of Intra Prediction and TQ/IQIT Module for H.264 Encoder,” ETRI Journal, vol.27, no. 5, October 2005 [13]. Chun-Wei Ku, Chao-Chung Cheng, Guo-Shiuan Yu, Min-Chi Tsai, and Tian-Sheuan Chang, “A High-Definition H.264/AVC Intra-Frame Codec IP for Digital Video and Still Camera Applications,” IEEE Trans. Circuits and Systems for Video Technology, vol. 16, no. 8, August 2006 [14]. De-Wei Li, Chun-Wei Ku, Chao-Chung Cheng, Yu-Kun Lin, and Tian-Sheuan Chang, “A 61MHz 72K Gate 1280X720 30FPS H.264 Intra Encoder,” IEEE International Conference Acoustics, Speech and Signal Processing(ICASSP) 2007 [15]. Chun-Hao Chang, Jia-Wei Chen, Hsiu-Cheng Chang, Yao-Chang Yang, Jinn-Shyan Wang, and Jiun-In Guo, “A Quality Scalable H.264/AVC Baseline Intra Encoder for High Definition Video Applications,” Proc. 2007 IEEE Workshop on Signal Processing Systems, Oct. 17-19, Shanghai, China 2007. [16]. Tung-Chien Chen, Yu-Wen Huang, Chuan-Yung Tsai, Bing-Yu Hsieh, and Liang-Gee Chen, “Archietecture Design of Context-Based Adaptive Variable-Length Codeing for H.264/AVC,” IEEE Trans. Circuit and Systems-II: Express Briefs, vol. 53, no. 9, September 2006 [17]. Jia-Wei Chen, Chun-Hao Chang, Chien-Chang Lin, Yi-Huan Ou Yang, Jiun-In Guo, and Jinn-Shyan Wang, “A Condition-based Intra Prediction Algorithm for H.264/AVC,” Proc. 2006 IEEE International Conference on Multimedia & Expo, July 9-12, Toronto, Ontario, Canada, 2006 [18]. Tung-Chien Chen, Yu-Wen Huang, Chuan-Yong Tsai, Bing-Yu Hsieh, and Liang-Gee Chen, “Dual-Block-pipelined VLSI architecture of entropy eoding for H.264/AVC baseline profile,” in Porc. Int. Symp. VLSI Design, Automat. Test, Apr. 2005, pp. 271-274 [19]. Chong-Yu Huang, Lien-Fei Chen, and Yeong-Kang Lai, “A high-speed 2-D transform architecture with unique kernel for multi-standard video coding applications,” Proc. IEEE Symp. Circuits Syst. (ISCAS 2008), has been accepted. [20]. A. M. Shams, A. Chidanandan, W. Pan, and M. A. Bayoumi, “NEDA: A low-power high-perfromance DCT architecture,” IEEE Trans. Signal Processing, vol. 54, no. 3, pp. 955-964, Mar. 2006. [21]. Z. Y. Cheng, C. H. Chen, B. D. Liu, and J. F. Yang, “High Throughput 2-D Transform Architectures for H.264 Advanced Video Coders,“ IEEE Asia-Pacific Conf. Circuit and System, vol. 2, pp.1141-1144, Dec.2004 [22]. C. P. Fan, “Fast 2-Dimensional 4X4 Forward Integer Transform Implementation for H.264/AVC,” IEEE Trans. Circuit and System, vol. 53, no. 3, pp. 174-177, Mar. 2006. [23]. H. Qi, W. Gao, S. Ma, and D. Zhao, “Adaptive Block-Size Transform Based on Extended Integer 8X8/4X4 transform s for H.264/AVC,” IEEE International Conf. on Image Processing, pp. 1341-1344, Oct. 2006. [24]. T. C. Wang, Y. W. Huang, H. C. Fang, and L. G. Chen, “Parallel 4X4 2D Transform and Inverse Transform Architecture for MPEG-4 AVC/H.264,“ in Proc. IEEE ISCAS. May 2003, pp. 800-803. [25]. Y. C. Chao, S. T. Wei, J. F. Yang, and B. D. Liu, “Combined Decoding and Flexible Transform Designs for Effective H.264/AVC Decoders“ Proceedings of the 2005 IEEE International Symposium on Circuits and Systems. pp. 1972-1975. (May 23-26, 2005, Kobe, Japan). [26]. K. H. Chen, J. I. Guo, Member, and J. S. Wang, Member, “A High-Performance Direct 2-D Transform Coding IP Design for MPEG-4 AVC/H.264” IEEE Transactions on Circuits and Systems for Video Technology, vol. 16, no. 4, April 2006. [27]. Rahman C. A., and Badawy W., “An Area Efficient Real-time CAVLC IP-Block towards the H.264/AVC Encoder,” in proc. SIPS' 06, page(s):368 - 371, Oct. 2006. [28]. D. Kim, E. Jung, H. Park, H. Shin, and D. Har, “Implementation of High Performance CAVLC for H.264/AVC Video Coding,” in Proc. The 6th International Workshop on System-on-Chip for Real-Time Applications, page(s):20 - 23, Dec. 2006. [29]. Rahman C. A., and Badawy W., “CAVLC Encoder Design for Real-Time Mobile Video Applications,” in Proc. TCSII' 07, vol. 54, page(s):873 - 877, Oct. 2007 [30]. T. C. Chen, Y. W. Huang, C. Y. Tsai, B. Y. Hsieh, and L. G.. Chen, “Dual-block-pipelined VLSI architecture of entropy coding for H.264/AVC baseline profile,” in Proc. of IEEE VLSI-TSA Int. Symposium on VLSI Design, Automation and Test (VLSI-TSA-DAT), 2005, pp. 271-4 [31]. C.Y. Tsai, T. C. Chen, and L. G. Chen, “Low Power Entropy Coding Hardware Design for H.264/AVC Baseline Profile Encoder,” accepted by, IEEE International Symposium on Multimedia & Expo (ICME2006), Toronto, Canada, 2006. [32]. M. C. Tsai, T. S. Chang, “High Performance Context Adaptive Variable Length Coding Encoder for MPEG-4 AVC/H.264 Video Coding,” in Proc. APPCCAS' 06, page(s):4, May, 2006. [33]. C. D. Chien, K. P. Lu, Y. H. Shih, and J. I. Guo, “A High Performance CAVLC Encoder Design for MPEG-4 AVC/H.264 Video Coding Application,” IEEE International Symposium on Circuits and Systems, ISCAS 2006. Proceedings. May 2006. [34]. Y. K. Lai, C. C Chou, and Y. C. Chung, “A Simple and Cost Effective Video Encoder with Memory-Reducing CAVLC,” in Proc. ISCAS' 05, vol. 1, page(s):432 - 4351, May 2005.
在本篇論文中,我們提出了一個工作於62.5MHz和每秒30張畫面HD720P解析度的8平行度H.264幀內畫面編碼架構。而且我們提出了單一核心之多重轉換架構,可以同時產生整數轉換和Hadamard轉換的結果,來達到減少執行週期與維持影像品質。同時我們在影像編碼的排程上,提出了I4MB/I16MB交錯的排程,來使得硬體使用效率大大的提昇。而在幀內預測架構上,我們使用了種子(seed)運算的方法,使得幀內預測影像可以在2個週期完成4×4影像區塊。在編碼架構上,我們採用了記憶體交錯(Ping-Pong mode)的技術,使得預測階段與編碼階段得以分離,如此才可完成HD720P畫面的編碼。而在基於上下文之可變長度編碼(CAVLC)架構上,我們改善了先前架構過長的掃描週期,採用簡單的邏輯運算,運算出需編碼的位置,使得編碼週期大大的縮短。最後實作結果顯示本架構可工作於62.5MHz的頻率下,完成HD720P@30fps的影像壓縮而晶片面積為1.25×1.25mm2。而且我們架構的模式判斷是採用Hadamard Transfrom的相減轉換絕對值之和(SATD),而且我們的架構有支援I16MB平面模式的預測畫面。若將我們的架構應用於SD(720×480)畫面上的話,我們的架構只需工作於23.4MHz即可完成,因此可以將此電路架構運用於多種影像相關的電子產品上。

In this paper, we proposed an HD720P@30fps H.264 intra frame coder architecture with eight parallel processing elements. And we proposed unique kernel multi-transform architecture, it could generate results of integer transform and Hadamard transform simultaneously, and reach to reduce operation period and keep image quality. In our image coding schedule, we proposed I4MB/I16MB interleaving schedule, to increase hardware utilization. In the intra prediction architecture, we use seed method to operate result of intra prediction, and achieve 4×4 block predictor at two cycles. In the entropy coding architecture, we adopted memory interleaving technology to separate prediction phase and coding phase, and it could achieve HD720P frame coding. In CAVLC architecture, we improve the longer scan period of the previous architecture. Also we utilize simple logic operations to compute the address of coding and reduce the coding period. According to the experimental results, the chip implementation results show that proposed architecture can work at 62.5MHz to achieve HD720P@30fps image compression, and the chip size is 1.25×1.25mm2. In addition, the mode decision of our architecture adopted Hadamard transform (SATD), and our architecture can support prediction frame of I16MB plane mode. If the proposed architecture is applied to the SD(720×480)specification, it can perform 720×480@30fps in real time at 23.4MHz working frequency. Therefore, the proposed architecture can be utilized in various mobile video applications.
其他識別: U0005-2108200814515500
Appears in Collections:電機工程學系所

Show full item record

Google ScholarTM


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.