Please use this identifier to cite or link to this item:
標題: 90奈米雙閘極疊接電晶體之射頻特性分析與其應用
Application and characterization on Dual-Gate transistor in 90-nm RF CMOS technology
作者: 楊智文
Yang, Chih-Wen
關鍵字: Dual-Gate transistor;雙閘極電晶體;Mixer;混波器
出版社: 電機工程學系所
引用: [1]Jun Ma et al.,“Silicon RF-CMOS IC technology for RF mixed-mode wireless applications,”IEEE Radio-Frequency Integrated Circuits Symposium, pp. 175–179, June 1997. [2]E. Morifuji et al.,“Future perspective and scaling down roadmap of RFCMOS,”Symposium on VLSI Technology Digest of Technical Papers, pp. 165–166, June 1999. [3]Yuhua Cheng et al.,“A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation,”IEEE Transcations on Electron Devices, vol.44, no. 2, pp. 277–287, Feb. 1997. [4] Christian C. Enz, F. Krummenacher, and E. A. Vittoz“An analytical MOS transistor model valid in all regions of operation and dedicated to low voltage and low-current applications, ”Analog Integrated Circuits and Signal Process, Vol. 8, pp. 83-114, 1995. [5]S. H. Jen et al.,“Accurate MOS transistor modeling and parameter extraction valid up to 10-GHz,”Solid-State Device Research Conference,pp. 484–487, Sep. 1998. [6]Yuhua Cheng et al.,“RF modeling issues of deep-submicron MOS-FETs for circuit design,”Solid-State Integrated Circuit Technology Conference, pp. 416–419, Oct. 1998. [7]Christian C. Enz, Y. Cheng “MOS transistor modeling for RF IC design,”IEEE Journal of Solid-State Circuits, vol. 35, no. 2, pp. 186–201, Feb. 2000. [8]Jia-Jiunn Ou, Xiaodong Jin, Ingrid Ma, Chenming Hu, and Paul R. Gray“CMOS RF modeling for GHz communication ICs,”Symposium on VLSl Technology Digest of Technical Papers, pp. 94–95, Jun. 1998. [9]S. H. Jen et al.,“A high-frequency MOS transistor model and its effects on radio-frequency circuits,”Analog Integrated Circuits and Signal Process, vol. 23, pp. 93–101, 2000. [10]Yuhua Cheng et al.,“High frequency characterization of gate resistance in RF MOSFETs,”IEEE Electron Device Letters, vol. 22, no. 2, pp. 98–100, Feb. 2001. [11]Yuhua Cheng, Mishel Matloubian“Parameter extraction of accurate and scalable substrate resistance components in RF MOSSFETs,”IEEE Electron Device Letters, vol. 23, no.4, pp. 221–223, Apr. 2002. [12]Ravikanth Suravarapu, Kartikeya Mayaram“A layout dependent and bias independent scalable substrate model for CMOS RF transistors,”IEEE Radio and Wireless Conference, pp. 217 - 220, Aug. 2002. [13]A. Nakamura, N. Yoshikawa, T. Miyazako, T. Oishi, H. Ammo and K. Takeshita “Layout optimization of RF CMOS in the 90nm generation by a physics-based model including the multi-finger wiring effect,”IEEE Radio Frequency Integrated Circuits Symposium, pp. 4, Jun. 2006. [14]J. A. Turner, A. J. Waller, E. Kelly, D. Parker “Dual-Gate gallium-arsenide microwave field-effect transistor,”IEEE Electron Device Letters, vol. 7, no. 22, pp. 661 – 662 , Nov. 1971. [15]Takashi Furutsuks, Masaki Ogawa, and Nobuo Kawamura“GaAs Dual-Gate MESFETs, ”IEEE Transcations on Electron Devices, vol. ED-25, no. 6, pp. 580 – 586 , Jun. 1978. [16]Shojiro Asai, Fumio Murai, and Hiroshi Kodera“The GaAs Dual-Gate FET with low noise and wide dynamic range,”IEEE International Electron Devices Metting, pp. 64 – 67 , 1973. [17]Radu M. Barsan“Analysis and modeling of Dual Gate GaAs MESFETs, ”IEEE Transcations on Electron Devices, vol. ED-28, no. 5, pp. 523 – 534 , May 1981. [18]R.A. Minasian “Modeling dc characteristics of Dual-Gate GaAs MESFETs, ”IEEE Proceedings,, vol. 130, Pt. 1, no. 4, pp. 182 – 186 , Aug. 1983. [19]Jyoti P. Mondal, Arthur G. Milnes“Phase shifts in Single- and Dual-Gate GaAs MESFETs for 2-4-GHz quadrature phase shifters, ” IEEE Transcations on Microwave Theory and Techniques, vol. MIT-32, no. 10, pp. 1280 – 1288 , Oct. 1984. [20]Junghyum Kim, Youngwoo Kwon“Internmodulation analysis of Dual-Gate FET Mixers, ”IEEE Transcations on Microwave Theory and Techniques, vol. 50, no. 6, pp. 1544 – 1555 , Jun. 2002. [21]Shutaro Nambu, Masahiro Hagio, Atsushi Nagashima, Kazuhide Goda, Gota Kano, and Iwao Teramoto“A low-nosie Dual-Gate GaAs MESFET for UHF TV tuner, ”IEEE Journal of Solid-State Circuits, vol. SC-17, on. 4, pp. 648 – 653 , Aug. 1982. [22]Bumman Kim, Hua Quen Tserng, and Paul Saunier“GaAs Dual-Gate FET for operation up to K-band, ”IEEE Transcations on Microwave Theory and Techniques, vol. MTT-32, no. 3, pp. 256 – 261 , Mar. 1984. [23]James R. Scott, and Robert A. Minasian“A simplified microwave model of the GaAs Dual-Gate MESFET, ”IEEE Transcations on Microwave Theory and Techniques, vol. MTT-32, no. 3, pp. 243 – 248 , Mar. 1984. [24]Wei-Kung Deng, and Tah-Hsiung Chu“Elements extraction of GaAs Dual-Gate MESFET small-signal equivalent circuit, ”IEEE Transcations on Microwave Theory and Techniques, vol. 46, no. 12, pp. 2383 – 2390 , Dec. 1998. [25]Jeonghu Han, Minkyu Je, and Hyungcheol Shin“Extraction method for substrate resistance of RF MOSFETs,”IEEE Conference on Microelectronic Test Structures, vol 15, pp. 37 – 40 , Apr. 2002. [26]Jeonghu Han, Minkyu Je, and Hyungcheol Shin“A simple and accurate method for extracting substrate resistance of RF MOSFETs, ”IEEE Electron Device Letters, vol. 23, no. 7, pp. 434 – 436 , Jul. 2002. [27]Minkyu Je, and Hyungcheol Shin“Gate bias dependence of the substrate signal coupling effect in RF MOSFETs, ”IEEE Electron Device Letters, vol. 24, no. 3, pp. 183 – 185 , Mar. 2003. [28]N. Srirattana, D. Heo, H.–M. Park, A. Raghavan, P. E. Allen, and J. Laskar“A new analytical scalable substrate network model for RF MOSFETs, ”IEEE MTT-S International Microwave Symposium Digest, vol. 2 pp. 699 – 702 , Jun. 2004. [29]Richard T. Chang, Ming-Ta Yang, Patricia P. C. Ho, Yo-Jen Wang, Yu-Tai Chia, C. Patrick Yue, and S. Simon Wong“Modeling and optimization of substrate resistance for RF-CMOS, ”IEEE Transcations on Electron Devices, vol. 51,no. 3, pp. 421 – 426 , Mar. 2004. [30]Man Kang, Seung-Jae Jung, Tae-Hoon Choi, Hyun Woo Lee, Gwangdoo Jo, Young-Kwang Kim, Han-Gu Kim, and Kyu-Myung Choi“Scalable model of substrate resistance components in RF MOSFETs with bar-type body contact considered layout dimensions, ”IEEE Electron Device Letters,, vol. 30, no. 4, pp. 404 – 406 , Apr. 2009. [31]Christain C. Enz and Yuhua Cheng“MOS transistor modeling issues for RF circuit design, ”Presented at The Workshop on Advances in Analog Circuit Design(AACD’99)., Opio, France,March 24, 1999 [32]Christian C. Enz“An MOS transistor model for RF IC Design valid in all regions of operation,”IEEE Transcations on Microwave Theory and Techniques, vol. 50, no. 1, pp. 342 – 359 , Jan. 2002. [33]Steve Hung-Min Jen, Christian C. Enz, David R. Pehlke, Michael Schroter, and Bing J. Sheu“Accurate modeling and parameter extraction for MOS transistors valid up to 10GHz,”IEEE Transcations on Electron Devices, vol. 46, no. 11, pp. 2217 – 2227 , Nov. 1999. [34]Gilles Dambrine, Alain Cappy, Frederic Heliodore, and Edouard Playez“A new method for determining the FET small-signal equivalent circuit,”IEEE Transcations on Microwave Theory And Techniques, vol. 36, no. 7, pp. 1151 – 1159 , Jul. 1988. [35]Mostafa Ibrahim, Barry Syrett, and Jeffrey Bennett”Simple and accurate technique for extracting the parasitic resistances of the Dual-Gate GaAs MESFET,”IEEE Microwave and Wireless Components Letters, vol. 12, no. 8, pp. 284 – 286 , Aug. 2002. [36]Jong-Sil LIM, Byung-Sung KIM, and Sangwook NAM“ A new method for the determination of the extrinsic resistances of MESFETs and HEMTs from the measured S-paarameters under active bias,”IEICE Transactions on Electronics, vol. E85-C, no. 3, pp. 839 – 846 , Mar. 2002. [37]J.-G. Su, S.-C. Wong, C.-Y. Chang, K.-Y. Chiu, T.-Y. Huang, C.-T. Ou ,C.-H. Kao, C.-J. Chao“New insights on RF CMOS stability related to bias,scaling,and temperature,”IEEE International Electron Devices Metting , pp. 40 – 43 , Jun. 2000. [38]H. F. Hammad, A. P. Freundorfer, and Y. M. M. Antar“Feedback for multiband stabilization of CS and CG MESFET transistors,”IEEE Microwave And Wireless Components Letters, vol. 12, no. 4, pp. 122 – 124 , Apr. 2002. [39]Yo-Sheng Lin“An analysis of small-signal source-body resistance effect on RF MOSFETs for low-cost system-on-chip(SOC) applications,”IEEE Transcations on Electron Devices, vol. 52, no. 7, pp. 1442 – 1451 , Jul. 2005. [40]Jyh-Chyurn Guo and Yi-Min Lin“A new lossy substrate de-embedding method for sub-100nm RF CMOS noise extraction and modeling,”IEEE Transcations on Electron Devices, vol. 53, no. 2, pp. 339 – 347 , Feb. 2006. [41]Wen-Kuan Yeh, Chao-Ching Ku, Shuo-Mao Chen, Yean-Kuen Fang, and C.P. Chao“Effect of extrinsic impedance and parasitic capacitance on Figure of merite of RF MOSFET,”IEEE Transcations on Electron Devices, vol. 52 ,no. 9, pp. 2054 – 2060 , Sep. 2005. [42]Trond Ytterdal, Yuhua Cheng, Tor A. Fjeldly,Device modelong for analog and RF CMOS circuit design,John Wiley& Sons Ltd,2003. [43]Frank Schwierz, Juin J. Liou,Modern microwave transistors, 2002. [44]David M. Pozar,Microwave engineering third edition, John Wiley& Sons Ltd,2003. [45]施敏,黃調元,半導體元件物理與製作技術,國立交通大學出版社 [46]袁帝文, 王岳華, 謝孟翰, 王弘毅,高頻通訊電路設計,高立圖書有限公司,2003. [47]Behzad Razavi,RF microelectronics,Prentice Hall Ptr,1998. [48]Thomas H. Lee,The design of CMOS radio-frequency integrated circuits,. [49]Sheng-Che Tseng, Chinchun Meng, and Guo-Wei Huang“High gain CMOS Gilbert downconverter with wide-swing cascade current-mirror transconductor and load,”IEEE Antennas and Propagation International Symposium, pp. 4513 – 4516 , Jun. 2007. [50]Theerachet Soorapanth and Thomas H.Lee,RF linearity of short-channel MOSFETs,Department of Electrical Engineering Stanford University. [51]Q.Li, and J.S. Yuan“Linearity analysis and design optimization for 0.18μm CMOS RF mixer,”IEEE Proceedings.circuits, Devices and Systems, vol. 149, no. 2, pp. 112 – 118 , Apr. 2002. [52]C.Yu, and J.S. Yuan“Linearity and power optimization of a microwave CMOS Gilbert cell Mixer,”IEEE International Symposium on Electron Devices for Microwave and Optoelectronic Applications, pp. 234 – 239 , Nov. 2003. [53]Qiang Li, Jinlong Zhang, Wei Li, and Jiann S. Yuan“CMOS RF Mixer No-linearity Design,”IEEE Proceedings.circuits, Devices and Systems, vol. 2 , pp. 808 – 811 , Aug. 2001. [54]Bonkee Kim, Jin-Su Ko, and Kwyro Lee“Highly linear CMOS RF MMIC amplifier using multiple gated transistors and its volterra series analysis,”IEEE MTT-S International Microwave Symposium Digest, vol. 1 , pp. 515 – 518 , May 2001. [55]Kung-Hao Liang, Chi-Hsein Lin, Hong-Yeh Chang, Yi-Jen Chan“A new linearization technique for CMOS RF Mixer using third-order transconductance cancellation,”IEEE Microwave And Wireless Components Letters., vol. 18, no. 5, pp. 350 – 352 , May 2008. [56]Jinsung Park, Chang-Ho Lee, Byung-Sung Kim, and Joy Laskar“Design and analysis of low flicker-noise CMOS Mixers for direct-conversion receivers,”IEEE Transcations on Microwave Theory and Techniques, vol. 54, no. 12, pp. 4372 – 4380 , Dec. 2006. [57]Hooman Darabi, and Asad A. Abidi“Noise in RF-CMOS Mixers:a simple physical model,”IEEE Transactions on Solid- State Circuits, vol. 35, no. 1, pp. 15 – 25 , Jan. 2000. [57]邱永明 “ The design and analysis of 5.2 GHz ultra low power consumption /high conversion gain sub-harmonic Mixer with current Reuse,” 成功大學電機工程學系碩士論文,民國92年6月. [58]Hatice M. Tuncer, Florin Udrea, Gehan A.J. AmaratungaA “5 GHz low power 0.18μm CMOS Gilbert cell Mixer,”International CAS Proceedings Semiconductor Conference, vol. 1 , Oct. 2004. [59]Ming-Feng Huang, Kuo, C.J., Shuenn-Yuh Lee ”A 5.25GHz CMOS folded cascade even-harmonic mixer for low voltage applications,”IEEE Transcations on Microwave Theory and Techniques, vol.54 , no. 2, pp. 660 - 669 ,Feb. 2006. [60] Yuan-Kai Chu, Che-Hong Liao, and Huey-Ru Chuang“5.7GHz 0.18μm CMOS gain-controlled LNA and Mixer For 802.1la WLAN applications,”IEEE Radio Frequency Integrated Circuits Symposium,pp. 221-224, Jun. 2003. [61]Stephen A. Maas,Microwave Mixers,Artech House Boston. London ,1993. [62]Christos Tsironis, and Roman Meierer“Microwave wide-band model of GaAs Dual Gate MESFETs,” IEEE Transcations on Microwave Theory and Techniques, vol. MTT-30, no. 3, pp. 243 – 241 , Mar. 1982. [63]Behzad Razavi,Design of analog CMOS integrated circuits. [64]X. Zhou, K.Y. Lim, W.Qian“Threshold voltage definition and extraction for deep-submicron MOSFETs,”Solid-State Electronics, pp. 507 – 510 , Feb. 2001. [65]A. Rofougaran, J.Y.C. Chang, M. Rofougaran, and A. A. Abidi“A 1GHz CMOS RF front-end IC for a direct-conversion wireless receiver,”IEEE Journal of Solid-State Circuits, vol. 31, no. 7, pp. 880 – 889 , Jul. 1996. [66] 鄧富隆,“ 單石微波金氧半混頻器之設計與製作 ”,逢甲大學 通訊工程研究所碩士論文,民國九十四年六月。
本論文分為兩部份,第一部份研究在疊接架構電路中,雙閘極電晶體與傳統單閘極電晶體之差異,並另外提出一種佈局模式可以降低元件消耗功率。首先從DC量測結果,探討Dual Gate電晶體四種操作區域特性,並且尋找一組最佳偏壓點,因此在這組偏壓下量測高頻截止頻率、最大的振盪頻率與穩定度。雙閘極電晶體等效寄生電容(閘極端到汲極端和閘極端到源極端之寄生電容總和)比單閘極電晶體減少13.28%,此外基底阻值增加7.7%,因此截止頻率與最大震盪頻率提升9%、14.5%,面積縮小3%。
第二部分研究射頻電路中;使用TSMC CMOS 0.18μm製程,設計5.2GHz高線性度雙平衡式混波器,傳統採用電阻負載的Gilbert Cell架構常受限於低電壓操作,必須再增益、線性度及最大輸出功率作取捨,若改採用電流鏡負載與源極退化電阻方法,則以改善增益同時,線性度仍可維持一定的值,並可將雙端訊號轉由單端輸出以利於量測。最後量測結果,轉換增益為3.19dB、P1dB增益壓縮點為-4dBm、IIP3三階截斷點為8dBm,隔離度RF-to-IF、LO-to-IF、LO-to-RF分別為-35dBm、-27dBm、-33dBm,電路消耗功率為6.59mW。

This thesis includes two parts. The first part demonstrates that the cacode configuration of Dual Gate MOS transistor and compares the difference between conventional single gate MOS transistor. The proposed layout could reduce the device power consumption. Based on the DC measurement, we can understand the four characteristics of the dual gate transistors at the operational region and achieve an optimal bias condition. Therefore, using these bias voltages, we compare the cut-off frequency, the maximum oscillation frequency and the stability. The parasitic capacitance of Dual Gate MOS transistor is 13.28% smaller than the conventional single gate MOS transistor. Moreover, the substrate impedance is 7.7% lager than conventional type. Therefore, the cut-off frequency and the maximum oscillation frequency have been increased by 9% and 14.5%.
In RF circuit, both 5.2GHz high-linearity mixer and a Gilbert Cell were implemented by TSMC CMOS 0.18μm process.The Gilbert Cell mixer of resistive loading is restricted by supply voltage, thus, this architecture has to trade off between conversion gain and linearity. In this literature, the methods of alternatively active loading and source degeneration were developed for improving conversion gain and linearity simultaneously. In addition, the topology of active loading also could replace different output with single-ended output and make measure easily. This design performed 3.19dB conversion gain with 6.59mW power consumption. The linearity results were -4dBm P1dB and IIP3 of 8dBm.
其他識別: U0005-2207200916193000
Appears in Collections:電機工程學系所

Show full item record

Google ScholarTM


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.