Please use this identifier to cite or link to this item:
標題: LC-Tank振盪器相位雜訊與消耗功率設計之權衡與寬頻注入鎖定除頻器
Design of LC-tank Oscillators to Comprise Phase Noise and Power Consumption and Dividers with Wide Locking Range
作者: 傅冠霖
Fu, Guan-Lin
關鍵字: Phase Noise;相位雜訊;Oscillators;Dividers;振盪器;除頻器
出版社: 電機工程學系所
引用: [1]Behzad Razavi,"Design of analog CMOS integrated circuits",McGraw Hill,2001. [2]David M.Pozar,"Microwave engineering ",John Wiley&Sons,Inc. [3]D.B Lesson,"A Simple Model of Feedback Oscillator Noise Spectrum",IEEE Journal of Proceeding,Vol.54,pp.329-330,February 1966. [4]柯柏承,"應用於雙頻帶系統之本地震盪訊號源電路設計"國立中興大學電機工 程學系碩士學位論文,July 2010 [5]Tang-Nian Luo,Shuen-Yin Bai,Yi-Jan Emery Chen,"A 60-GHz 0.13um CMOS Divide-by-Three Frequency Divider",IEEE Trans.Microw.Theory.Tech, Vol.56 ,NO.11,November 2008 [6]Jri Lee,Behzad Razavi,"A 40-GHz Frequency Divider in 0.18-um CMOS Techno- logy", IEEE J. Solid-State Circuits,Vol.39,NO.4,April.2004 [7]Jun-Chau Chien,Liang-Hung Lu,"Analysis and Design of Wideband Injection- Locked Ring Oscillator With Multiple-Input Injeciton", IEEE J. Solid-State Circuits,Vol.42,No 9,September 2007 [8]Jun-Chau Chien,Liang-Hung Lu,"40GHz Wide-Locking-Range Regenerative Freq- uency Divider and Low-Phase-Noise Balanced VCO in 0.18um CMOS",IEEE ISSCC Dig.Tech.Papers,pp.544-621,February 14,2007 [9]Yu-Hung Wong,Wei-Heng Lin,Jeng-Han Tsai,Tian-Wei Huang,"A 50-to-62GHz Wide-Locking-Rang CMOS Injection-Locked Frequency Divider with Tran- sformer Feedback",IEEE RFIC Symp.,2008 [10]Pierre Mayr,Christopher Weyers,Ulrich Langmann,"A 90GHz 65nm CMOS Injection-Locked Frequency Divider", IEEE ISSCC Dig.Tech Paper , pp 198-596,Feburary 13,2007 [11]Behzad Razavi,"A Millimeter-Wave Circuit Technique", IEEE J. Solid-State Circuits,Vol.43,NO.9,September 2008 [12]Lan-Chou Cho,Kun-Hung Tsai,Chao-Ching Hung,Shen-Iuan Liu,"93.5~ 109 .4GHz CMOS Injection-locked Frequency Divider with 15.3% locking range", IEEE VLSI Symp. Dig.,2008 [13]Lan-Chou Cho, Kun-Hung Tsai,C.-C.Hung,Shen-Iuan Liu,"81.5-85.9 GHz injection-locked frequency divider in 65nm CMOS",IEEE,Electronics Letters,Vol.44 No.16 31st July 2008 [14] Kun-Hung Tsai, Lan-Chou Cho,Jia-Hao Wu,Shen-Iuan Liu,"3.5mW W-Band Frequency Divider with Wide Locking Range in 90nm CMOS Technology" IEEE ISSCC Dig.Tech Papers,pp.466-628,February 6,2008 [15]I-Ting Lee,Kun-Hung Tsai,and Shen-Iuan Liu,"A 104-to-112.8-GHz CMOS Injection-Locked Frequency Divider",IEEE Trans. Circuit and Syst-II,Vol.56,No.7,July 2009 [16]Takayuki Shibasaki,Hirotaka Tamura,Kouichi Kanda,Hisakatsu Yamaguchi,Junji Ogawa,Tadahiro Kuroda,"20-GHz Quadrature Injection-Locked LC Dividers With Enhanced Locking Range", IEEE J. Solid-State Circuits, Vol. 43, No.3 March 2008 [17]S.-G. Lee,J.-K.CHoi,"Current-reuse bleeding mixer",IEEE Electronics Letters, Vol36 No.8 13th April 2000 [18]MacEach ERN,L.A.,MANKU,T.,"A charge-injection method for Gilbert cell biasing".IEEE Canadian Conf, Electrical and Computer Engineering, 1998, pp.365-368 [19]Sujiang Rong,Alan W.L. Ng,Howard.C.Luong,"0.9mW 7GHz and 1.6mW 60GHz Frequency Dividers with locking-Range Enhancement in 0.13um CMOS", IEEE ISSCC Dig.Tech Papers,pp.96-97,February 9,2009 [20]Chung-Yu Wu, "Design and Analysis of a Millimeter-Wave Direct Injection- Locked Frequency Divider With Large Frequency Locking Range",IEEE Trans.Microw.Theory.Tech,Vol.55,No8.August 2008 [21]吳明峰,"本地振盪信號源產生電路設計,"國立中興大學電機工程學系碩士學 位論文,July 2009. [22]Tang-Nian Luo,Shuen-Yin Bai,Yi-Jan Emery Chen,"A 60-GHz 0.13um CMOS Divide-by-Three Frequency Divider", IEEE Trans. Microw.Theory.Tech, Vol.56,No11,Noverber 2008 [23]Ken Yamamoto,Minoru Fujishima,"A 44-uW 4.3-GHz Injection-Locked Frequency Divider With 2.3-GHz Locking Range" IEEE J. Solid-State Circuits,Vol.40,NO 3,March 2005 [24]Chi-Hsueh Wang,Chung-Chen,Ming-Fong Lei,Mei-Chen Chuang,Huei Wang,"A 66-72GHz Divide-by-3 Injection-Locked Frequency Divider in 0.13-um CMOS Technique",IEEE Asian Solid-State Circuits Conference,November 12-14,2007 [25]Chun-Cheng Wang,Zhiming Chen,Vipul Jain,Payam Heydrai,"Design and Analysis of a Silicon-Based Millimeter-Wave Divide-by-3 Injection-Locked Frequency Divider", IEEE Silicon Monolithic Integrated Circuits in RF Systems,2009 [26]Dongmin Park,SeongHwan Cho,"Design Technique for a Low-Voltage VCO With Wide Tunning Range and Low Sensitivity to Environmental Variations", IEEE Trans.Microw.Theory.Tech,Vol.57,NO.4,April,2009 [27]Enric Monaco,Massimo Pozzoni,Francesco Svelto,Andrea Mazzanti,"Injection- Locked CMOS Frequency Doublers For u-Wave and mm-Wave Applications", IEEE J. Solid-State Circuits,Vol.45,No.8,August 2010. [28]Lianming Li,Patrick Reynaert,Michiel S.J Steyaert,"Design and Analysis of a 90 nm mm-Wave Oscillator Using Inductive-Division LC Tank", IEEE J. Solid-State Circuits,Vol.44,No.7,July 2009. [29] J. Rael and A. Abidi, “Physical process of phase noise in differential oscillators,” ,IEEE Custom Integrated Circuits Conf., 2000, pp. 569–572. [30] J. Rogers, J. Macedo, and C. Plett, “The effect of varactor nonlinearity on the phase noise of completely integrated VCOs,”,IEEE J. Solid-State Circuits, vol. 35, no. 9, pp. 1360–1367, Sep. 2000. [31]Ulrich L. Rohde,"The Design of Modern Microwave Oscillators for Wireless Applications: Theory and Optimization",John Wiley & Sons, 2005. [32]Andrea Mazzanti,Paola Uggetti,Francessco Svelto,"Analysis and Design of Injection-Locked LC Dividers for Quadrature Generation", IEEE J. Solid-State Circuits, vol. 39, no. 9, Sep. 2004. [33] H. Wu and L. Zhang,,“A 16-to-18 GHz 0.18um Epi-CMOS divide-by-3 injection-locked frequency divider,” IEEE ISSCC Dig.Tech, Feb. 2006, pp. 2482–2491. [34]Sheng-Lyang Jang, IEEE, Jhong-Chen Luo,Chia-Wei Chang, Chien-Feng Lee, and Jhin-Fang Huang”LC-Tank Colpitts Injection-Locked Frequency Divider With Even and Odd Modulo” IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, VOL. 19, NO. 2, FEBRUARY 2009 [35]Ian Robertson,Stepan Lucyszyn,"RFIC and MMIC Design and Technology"IEE Circuits, Devices and Systems Series, 13 [36]Alireza Zolfaghari,"A Low-Power 2.4-GHz CMOS Transceiver for Wireless LAN Applications",University of California Los Angeles [37] Hsieh-Hung Hsieh, and Liang-Hung Lu," A V-Band CMOS VCO With an Admittance-Transforming Cross-Coupled Pair"IEEE IEEE J. Solid-State Circuits, Vol. 44, No. 6, June 2009 [38]Jri Lee,Mingchung Liu,Huaide Wang,"A 75-GHz phase-Locked Loop in 90-nm CMOS Technology"IEEE Journal of Solid-State Circuit,Vol 43,2008 [39] Jri Lee, "A 75GHz PLL in 90-nmCMOS," IEEE ISSCC Dig.Tech pp. 432-433, Feb. 2007 [40]Behzad Razavi, "A 300-GHz Fundamental Oscillator in 65-nm CMOS Technology" IEEE VLSI Symp. Dig,2010 [41] C.K. Liang and B. Razavi, “Systematic Transistor and Inductor Modeling for Millimeter-Wave Design," IEEE J. Solid-State Circuits, pp. 450-457,Feb. 2009. [42]卓聯洲,"應用於光通訊之時脈產生器與突發式時脈資料回復電路"國立台灣 大學電子工程學系博士學位論文,June 2008. [43] Emad Hegazi,Asad A.Abidi,"Varactor Characteristics,Oscillator Tuning Curve,and AM-FM Conversion," IEEE J. Solid-State Circuits,Vol.38,NO6,June. 2003. [44]Yu-Lung Tang,Huei Wang,"Triple-Push Oscillator approach:theory and expe- riments" IEEE J. Solid-State Circuits,Vol.36 2001 [45]Donhee Ham,Ali Hajimiri,"Concepts and Methods in Optimization of Integrated LC VCOs", IEEE J. Solid-State Circuits,Vol.36.No6,June 2001 [46] U. Singh and M. Green, “High-frequency CML clock dividers in 0.13-um CMOS operating up to 38 GHz,” IEEE J. Solid-State Circuits,vol. 40, no. 8, pp.1658– 1661, Aug. 2005. [47] M. Tiebout, “A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency divider,” IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1170–1174, Jul. 2004. [48] Q. Gu, Z. Xu, D. Huang, T. La Rocca, N. Y. Wang, W. Hant, and M. C. F. Chang, “A low power V-band frequency divider with wide locking range and accurate quadrature output phases,” IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 991–998, Apr. 2008. [49] T. H. Lee.,"The design of CMOS radio-frequency integrated circuits", Cambridge Univ. Press, 2004. [50]David K.Cheng,"Field and Wave Electromagnetics ",Pearson prentice Hall [51]彭廷皓"九十奈米金氧半場效電晶體之射頻特性分析與X頻段壓控振盪器之 折衷設計"國立中興大學電機工程學系碩士學位論文,July 2009 [52]D. B. Leeson, “A simple model of feedback oscillator noise spectrum,” Proc. .IEEE, vol. 54, pp.329-330, 1966. [53]TSMC 0.18um Logic and Mixed-Mode 1P6M Process Design Support Manual,TSMC Corp [54]Emed Hegazi et al., “A filtering technique to lower LC oscillator phase noise,” IEEE J. Solid-State Circuits , vol. 36, pp. 1921-1930 , Dec. 2001. [55] Seung Wan Chai; Jaemo Yang; Songcheol Hong, “ Millimter Wave CMOS with a High Impedance LC tank ”,IEEE RFIC Symp.,2010 [56] Pen-Li Youl, Kai-Li Huang2, Tzuen-His Huang, “ 56GHz CMOS VCO Integrated with a Swithable Non-uniform Differential Transmission-Line Inductor ”Miccrowave Conference, 2009 EuMc 2009. Eurpean Publication Year: 2009 , Page(s): 397 -400 [57] C.Cao and K.K.O., “Millmeter-wave voltage-controlled oscillator in 0.13um technology,” IEEE J. Solid-State Circuits, vol.41, no. 6, pp.1297-1304, Jun. 2006 [58]Lin Jia et al., “9.3-10.4-GHz -band cross-coupled complementary oscillator with low phase-noise performance,” IEEE Trans.Microw.Theory.Tech, vol. 52, pp. 1273-1278, April 2004. [59]Ahmend H. Mostafa et al., “A CMOS VCO architecture suitable for sub-1 volt high-frequency (8.7-10 GHz) RF applications,” International Symposium on Low Power Electronics and Design, pp. 247-250, August 2001. [60]Jongsoo Lee et al., “A 8-GHz SiGe HBT VCO design on a low resistive silicon substrate using GSML” IEEE Trans on Circuit Syst I . Vol:54, pp.2128 -2136 ,Oct.2007 [61]Marc Tiebout, “Physical scaling of integrated inductor layout and model and its application to WLAN VCO design at 11GHz and 17GHz,” IEEE ISSCC Dig. Tech,vol. 1, pp.1637-1640, May 2003. [62] Ahmad Mirzaei,Mohammad E. Heidari, Rahim Bagheri,Saeed Chehrazi ,Asad A. Abidi, “The Quadrature LC Oscillator: A Complete Portrait Based on Injection Locking,” IEEE J. Solid-State Circuits, vol. 42, no.9, Sept. 2007.
本論文有四個主題,第一個主題為研究壓控振盪器之LC-tank最佳化設計為主題,將探討壓控振盪器高頻與低頻時,電感L與電容C之選取,在低頻時以等效電導Gequi與相位雜訊等效電阻Reff此兩複合參數為基礎得出一個權衡設計方案,且以TSMC 0.18 um製程完成晶片製作,量測範圍為8.3 GHz至9.63 GHz,相位雜訊在1MHz偏移量為-115dBc/Hz,消耗功率為14.76 mW。
第二個主題主要設計兩個壓控振盪器,第一個使用振幅偵測器,降低起振條件,達到低消耗功率,以TSMC 0.18 um 製程完成晶片製作,操作頻率為24 GHz,相位雜訊在1MHz偏移量為-105dBc/Hz,消耗功率為11 mW。第二個壓控振盪器使用放大器抵銷LC-tank的損耗,使用電感串聯可變電容增加整體被動網路的輸入阻抗,隔絕可變電容與電晶體寄生電容之影響,降低起振條件,達到降低消耗功率並操作在較高頻率之設計,使用變壓器設計減少面積與增加可調範圍。
第三個主題本主要設計注入鎖定除二除頻器,使用電阻並聯架構,降低LC-tank的Q值,增加除頻範圍,使用currrent bleeding架構解決降低Q值所造成之功率消耗影響,但降低除頻範圍,最後改良使用增大注入鎖定技術同時解決除頻範圍與降低消耗功率,以TSMC 0.18 um製程完成晶片製作,量測輸入頻率為11.9 GHz至18 GHz,除頻範圍為40.8%,消耗功率為4.4mW。
最後一個主題主要設計注入鎖定除三除頻器,第一個除三除頻器由混頻器和注入鎖定除二除頻器所構成,使用直接注入鎖定架構降低消耗功率,使用電感濾波架構增加鎖定除頻範圍,TSMC 0.18 um製程完成晶片製作,量測操作頻率為9.2 GHz至12.3 GHz,操作範圍為29 %,消耗功率為10.8 mW。第二個除三除頻器由混頻器、放大器與注入鎖定除二除頻器所構成,為了解決混頻器輸出功率過小的問題,使用放大器放大混頻器輸出訊號並使用注入鎖定放大技術,提升整體輸出功率,以增加除頻鎖定範圍,量測操作頻率為18.4 GHz至21.9 GHz,注入鎖定除頻範圍為17%,消耗功率為19 mW。

This thesis includes four topics, the first topic focus on the optimization of LC-tank in voltage control oscillator , we discuss the selection of inductance and capacitance for high and low frequency application. The approach uses both parameters such as effective conductance and effective resistance,to compromise the phase noise and power consumption. Measurement show tuning range 8.3GHz to 9.63GHz , phase noise is -115dBc/Hz at 1MHz offset, power consumption is 14.76mW.
The second topic implements two voltage control oscillators ,the first one uses amplitude detector to reduce the power consumption, operated at 24GHz, phase noise -105dBc/Hz at 1MHz offset, using TSMC 0.18um process to fabricate the chip. The second one uses amplifier to cancel the loss of LC-tank and use the series connection of inductor and varactor to increase input impedance and isolate the parasitic capacitances of varactor and transistor, decrease the power consumption and operation in more higher frequency, also uses transformer to reduce chip area.
The third topic describes 2:1 injection-locked frequency dividers, the proposed topology used parallel resistance to reduce quality factor of LC-tank, uses current bleeding approach to decrease power consumption. However, the topology disadvantage reduces the locking range. The improvement circuit adopts double injection-locked approach, increases locking range and decrease power consumption. The chip implementation used TSMC 0.18 um technology, the measured input frequency is 11.9 GHz to 18 GHz, the locking range is 40.8%,power consumption is 4.4 mW.
The last topic describes 3:1 injection-locked frequency dividers ,the first one adopts a mixer and a 2:1 injection-locked frequency dividers to decrease power consumption and connet and inductor to cancel parasitic capacitances to increase locking range. The measured operation frequency is from 9.2 GHz to 12.3 GHz, the operation range is 29%,power consumption is 10.8mW.The second circuit to solve the low output power an amplifier is used enlarge output signal and from enhance output power. The measure frequency is from 18.4 GHz to 21.9 GHz, the locking range is 17%,power consumption is 19mW.
其他識別: U0005-2701201116074200
Appears in Collections:電機工程學系所

Show full item record

Google ScholarTM


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.