Please use this identifier to cite or link to this item:

`http://hdl.handle.net/11455/8995`

標題: | 通道編解碼系統整合之設計與實作 Design and Implementation of Channel Encoding/Decoding System Integration |

作者: | 陳建維 Chen, Jian-Wei |

關鍵字: | Channel coding;通道編解碼;gaussian noise generator;LDPC;scrambler;高斯雜訊產生器;低密度同位元查核碼 |

出版社: | 電機工程學系所 |

引用: | [1] IEEE 802.11a, IEEE standard for information technology Telecommunication and information exchange between systems local and metropolitan area networks Specific requirements. Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band, 1999. [2] IEEE 802.11g, IEEE standard for information technology Telecommunication and information exchange between systems local and metropolitan area networks Specific requirements. Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: Further Higher Data Rate Extension in the 2.4 GHz Band, 2003. [3] IEEE P802.11n, Draft standard for information technology Telecommunication and information exchange between systems local and metropolitan area networks Specific requirements. Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: Enhancements for Higher Throughput, 2009. [4] IEEE 802.3ae, IEEE standard for Information technology Telecommunications and information exchange between systems local and metropolitan area networks Specific requirements. Part 3: Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer Specifications, 2002. [5] IEEE 1394b, IEEE standard for high-performance serial bus. Amendment 2, 2002. [6] Srini W. Seetharam, Gary J. Minden, Joseph B. Evans, “A Parallel SONET Scrambler/Descrambler Architecture,” in Proc. IEEE ISCAS, May 1993, vol. 3, pp. 2011-2014. [7] C. Cheng and K. K. Parhi,”High-Speed Parallel CRC Implementation Based on Unfolding, Pipelining and Retiming,” IEEE Trans. Circuits and system - II: Express Briefs, vol.53, no.10, pp. 1017-1021, Oct. 2006. [8] K. K. Parhi, “Eliminating the fanout bottleneck in parallel long BCH encoders,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 3, pp. 512-516, Mar. 2004. [9] C.-H. Lin, C.-N. Chen, Y.-J. Wang, J.-Y. Hsiao, and S.-J. Jou, “Parallel Scrambler for High-Speed Applications,” IEEE trans. Circuits and system—II: Express Briefs, Vol.53, No.7, pp. 558-562, July 2006. [10] S. Y. Choe, G. A. Rigby, and G. R. Hellestrand, “Half-rail differential logic,” in IEEE ISSCC Dig. Tech. Papers, 1997, pp. 420-421. [11] H. Lin, Y.-F. Chen and H.-C. She, “A Low-Power 3-Phase Half Rail Pass-Gate Differential Logic,” in Proc. IEEE ISCAS, May 2001, vol. 4, pp. 148-151. [12] J. Chen, H. Lin, Y.-C. Tang, “Efficient High-Throughput Architectures for High-Speed Parallel Scramblers,” IEEE ISCAS, pp. 441-444, May 30-June 2, 2010, Paris, France. [13] C.Wallace, “Fast pseudorandom generators for normal and exponential variates,” ACM Trans. Math. Softw., vol. 22, no. 1, pp. 119-127, 1996. [14] G. Box and M. Muller, “A note on the generation of random normal deviates,” Ann. Math. Statist., vol. 29, pp. 610-611, 1958. [15] Y. Fan, Z. Zilic, “A novel scheme of implementing high speed AWGN communication channel emulators in FPGAs,” IEEE ISCAS, vol. 2, pp 887-880, May 2004. [16] D. Lee, W. Luk, J. Villasenor, P. Cheung, and Philip H. W. Leong, “A Hardware Gaussian Noise Generator Using the Wallace Method,” IEEE trans. VLSI Systems, Vol. 13, No. 8, August 2005. [17] P. L'Ecuyer, “Maximally equidistributed combined Tausworthe generators,” Math. Comput., vol. 65, no. 213, pp. 203-213, 1996. [18] Raman Yazdani and Masoud Ardakani, “Piecewise Linear LLR Approximation for Non-Binary Modulations over Gaussian Channels with Unknown Noise Variance,” In Proc. IEEE Intl. Conf. on Telecommun. (ICT'10), Doha, Qatar, April 2010. [19] F. Tosato and P. Bisaglia, “Simplified soft-output demapper for binary interleaved COFDM with application to HIPERLAN/2,” in Proc. of the 2002 IEEE International Conference on Communications (ICC'02), 2002, pp. 664-668. [20] J. K. Kwon, S. Park, and D. K. Sung, “Log-likelihood ratio (LLR) conversion schemes in orthogonal code hopping multiplexing,” IEEE Commun. Lett., vol. 7, no. 3, pp. 104-106, Mar. 2003. [21] A. Alvarado, L. Szczecinski, R. Feick, and L. Ahumada, “Distribution of l-values in gray-mapped m2-qam: closed-form approximations and applications,” IEEE Trans. Commun., vol. 57, no. 7, pp. 2071-2079, 2009. [22] R. Yazdani and M. Ardakani, “Linear LLR approximation for iterative decoding on wireless channels,” IEEE Trans. Commun., vol. 57, no. 11, pp. 3278-3287, Nov. 2009. [23] S. Allpress, C. Luschi, and S. Felix, “Exact and approximated expressions of the log-likelihood ratio for 16-QAM signals,” in Proceedings of the 38th Asilomar Conference on Signals, Systems and Computers (ACSSC '04), vol. 1, pp. 794-798, Pacific Grove, Calif, USA, November 2004. [24] P. Robertsson, P. Hoeher, and E. Villebrun, “Optimal and Suboptimal Maximum a Posteriori Algorithms Suitable for Turbo Decoding”, Eur. Trans. Telecommun., vol. 8, pp. 119-125, Mar. 1997. [25] A. J. Viterbi, “An Intuitive Justification and a Simplified Implementation of the MAP Decoder for Convolutional Codes”, IEEE J. Select. Areas Commun., vol. 16, pp. 260-264, Feb. 1998. [26] T. Richardson and R. Urbanke, “The capacity of low-density parity-check codes under message-passing decoding,” IEEE Trans. Inform. Theory, vol. 47, pp. 599-618, Feb. 2000. [27] T. J. Richardson, M. A. Shokrollahi, and R. L. Urbanke, “Design of capacity-approaching irregular low-density parity-check codes," IEEE Trans. Inf. Theory, vol. 47, no. 2, pp. 619-637, Feb. 2001. [28] R. G. Gallager, “Low-density parity-check codes,” IRE Trans. Inform. Theory, vol. IT-8, pp. 21-28, Jan. 1962. [29] D. J. C. MacKay and R. M. Neal, “Near Shannon limit performance of low density parity check codes,” Electron. Lett., vol. 32, no. 18, pp. 1645-1646, Aug. 1996. [30] N. Wiberg, “Codes and Decoding on General Graphs,” Ph.D. thesis, Linkoping University, Sweden, 1996. [31] D. J. C. MacKay, “Gallager codes that are better than turbo codes,” in Proc. 36th Allerton Conf. Communications, Control, and Computing, Sept. 1998. [32] X. Y. Hu, E. Eleftheriou, D, M. Arnold, A. Dholakia, “Efficient implementations of the sum-product algorithm for decoding LDPC codes,” in Proc. IEEE Global Telecommunications Conf., vol. 2, pp. 1036, Nov. 2001. [33] M. P. C. Fossorier, M. Mihaljevic, H. Imai, “Reduced complexity iterative decoding of low density parity check codes based on belief propagation,” IEEE Trans. On Communications, vol. 47, no. 5, pp. 673-680 May 1999. [34] J. Chen, A. Dholakia, E. Eleftheriou, M. P. C. Fossorier and X.-Y. Hu, ”Reduced complexity decoding of LDPC codes” IEEE Trans. On Communications, vol. 53, pp. 1288-1299 Aug. 2005. [35] A. Anastasopoulos, “A coparison between the sum-product and the min-sum iterative detection algorithms based on dnsity evolution,” in Proc. IEEE Global Telecommunications Conf., vol. 2, pp. 1021-1015, Nov. 2001. [36] J. Chen, and M. P. C. Fossorier, “Near optimum universal belief propagation based decoding of low density parity check codes,” IEEE Trans. On Communications, vol. 50, no. 3, pp. 406-414 March 2002. [37] J. Chen, and M. P. C. Fossorier, “Density evolution for two improved BP-Based decoding algorithms of LDPC codes,” IEEE Communications Letters, vol. 6, no. 5, pp. 208-210 May 2002. [38] J. Zang, M. Fossorier, “Shuffled iterative decoding,” IEEE Trans. Commun., vol. 53, no. 2, pp. 209-213, Feb. 2005. [39] K. Zhang, X. Huang, Z. Wang, “High-Throughput layered decoder implementation for Quasi-Cyclic LDPC codes,” IEEE JSAC, vol. 27, no. 6, Aug.2009. [40] A. Blanksby and C. Howland, “A 690-mw 1-Gb/s 1024-b,rate-1/2 low-density parity-check code decoder,” IEEE J. Solid-State Circuits, vol. 37, no. 3, pp. 404-412, Mar. 2002. [41] E. Yeo, B. Nikolic and V. Anantharam, “Architectures and implementations of low-density parity check decoding algorithms,” in Proc. Midwest Symposium on Circuits and Systems, vol. 3, pp. 437-440, Aug. 2002. [42] IEEE 802.15.3c, IEEE standard for information technology Telecommunication and information exchange between systems local and metropolitan area networks Specific requirements. Part 15.3: Wireless Medium Access Control (MAC) and Physical Layer (PHY) Specifications for High Rate Wireless Personal Area Networks (WPANs), 2009. |

摘要: | 本論文提出通道編解碼系統整合設計與實作，包含幾個主要部份：首先提出Scrambler/Descrambler演算法，其演算法可適用於任意三項多項式，並以最少暫存器數量及最短critical path為考量，其critical path為一個暫存器與一個XOR閘，實作以差動電路合併XOR邏輯閘與暫存器來減少面積與提高速度，並以全客製化佈局之TSMC 0.18μm CMOS製程下線，主電路面積與文獻相較可減少50%，量測結果顯示電路可操作在1.6GHz相當於25.6Gbps，其消耗功率為17.33mW，成果發表於2010 ISCAS 。 其次本論文提出高斯雜訊產生器、LLR解調變電路、LDPC解碼器之整合設計，目的在於改善LDPC設計時的模擬速度，當BER (Bit Error Rate)被要求驗證到10-7以下時，模擬時間將不符效益，以硬體取代軟體是有效加速模擬的方法。以結合Box-Muller algorithm與Wallace method兩種演算法來實現高斯雜訊產生器電路，並通過chi-square goodness-of-fit測試。 LLR解調變電路使用分段線性近似法，在未知雜訊變異數之高斯通道下依據LDPC解碼器來模擬density evolution，搭配數值量化結果來設計。LDPC解碼器為WPAN (Wireless Personal Area Network)之不規則矩陣，電路使用全平行架構設計，並以Limited Layered Min Sum Algorithm來降低運算複雜度，配合shift register-mapping電路繞線技巧減少多工器使用降低面積。最後系統以Xilinx Vertex-4 FPGA將上述電路進行整合，驗證結果顯示能大幅降低模擬時間。 In this thesis, design and implementation of channel encoding/decoding system integration is presented. Firstly, a scrambler/descrambler algorithm is proposed, which can be applied to any scrambler polynomials with three terms for the minimum number of registers and the shortest critical path. The critical paths only have one register and one XOR gate, which can be merged into a differential circuit for implementation to reduce chip area and enhance speed. The design was implemented by full-custom design flow using TSMC 0.18 μm CMOS process. The core-circuit area can be reduced by more than 50% in comparison with literatures. The measurement results reveal that the power dissipation, including that of the clock buffers, is only 17.33mW at 1.6GHz with 16 parallel outputs, which is equivalent to 25.6Gbps. These results were published in 2010 ISCAS. Secondly, integration of Gaussian noise generator, LLR demodulator, LDPC decoder was performed. The goal is to improve the simulation speed of LDPC decoder. When the bit error rate lower than 10-7 is required for evaluation, the cost of simulation time becomes unfeasible. Using hardware instead of software is an efficient way to increase the speed. Therefore, the Box-Muller algorithm and Wallace method were applied to implement the Gaussian noise generator, which passes chi-square goodness-of-fit test. For the LLR demodulator, the piecewise linear approximation algorithm over Gaussian channels with unknown noise variance was designed based on the density evolution simulation of LDPC decoder and the quantization of LLR. The circuit of WPAN irregular LDPC with full-parallel architecture was also implemented using limited LMSA to reduce complexity; meanwhile, the special shift register-mapping technique routing skills help decrease the usage of multiplexers. Finally, the system was integrated using Xilinx Vertex-4 FPGA. The verification results reveal that the system reduces the simulation time significantly. |

URI: | http://hdl.handle.net/11455/8995 |

其他識別: | U0005-2901201112352100 |

Appears in Collections: | 電機工程學系所 |

Show full item record

TAIR Related Article

#### Google Scholar^{TM}

Check
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.