Please use this identifier to cite or link to this item:
標題: A 2.5-Gb/s DLL-Based Burst-Mode Clock and Data Recovery Circuit With 4x Oversampling
作者: Jung-Mao Lin
Ching-Yuan Yang
Hsin-Ming Wu
Project: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Volume 23, Issue 4, Page(s) 791-795
Appears in Collections:電機工程學系所

Files in This Item:
File Description SizeFormat Existing users please Login
06809201.pdf2 MBAdobe PDFThis file is only available in the university internal network    Request a copy
Show full item record

Google ScholarTM


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.